fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r023-tajo-162038139300166
Last Updated
Jun 28, 2021

About the Execution of LoLA for BridgeAndVehicles-PT-V04P05N02

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
77.728 266.00 70.00 0.00 FTFTFFFTFTFFTFTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2021-input.r023-tajo-162038139300166.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.....................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is BridgeAndVehicles-PT-V04P05N02, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r023-tajo-162038139300166
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 608K
-rw-r--r-- 1 mcc users 26K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 163K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 29K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 130K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Mar 28 15:46 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Mar 28 15:46 LTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Mar 28 15:46 LTLFireability.txt
-rw-r--r-- 1 mcc users 26K Mar 28 15:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.7K Mar 23 02:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 21K Mar 23 02:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Mar 22 11:00 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 36K Mar 22 11:00 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.2K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 10 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 57K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-00
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-01
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-02
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-03
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-04
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-05
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-06
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-07
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-08
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-09
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-10
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-11
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-12
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-13
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-14
FORMULA_NAME BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1620856770042

starting LoLA
BK_INPUT BridgeAndVehicles-PT-V04P05N02
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620856770308

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH INITIAL
lola: LAUNCH task # 22 (type CNST) for 21 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 22 (type CNST) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-07
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 28 (type CNST) for 27 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 28 (type CNST) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-09
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 9 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 10 (type CNST) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-03
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 4 (type CNST) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-01
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type EXCL) for 36 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-12
lola: time limit : 450 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 55 (type FNDP) for 36 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 36 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SRCH) for 36 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 60 (type EXCL) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-12
lola: result : false
lola: markings : 1684
lola: fired transitions : 2478
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 59 (type SRCH) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-12
lola: result : false
lola: markings : 2353
lola: fired transitions : 5298
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 55 (type FNDP) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 57 (type EQUN) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 92 (type EXCL) for 33 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-11
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 105 (type FNDP) for 45 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 106 (type EQUN) for 45 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 108 (type SRCH) for 45 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 57 (type EQUN) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-12
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 55 (type FNDP) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-12
lola: result : unknown
lola: fired transitions : 1714
lola: tried executions : 53
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 92 (type EXCL) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-11
lola: result : false
lola: markings : 998
lola: fired transitions : 1336
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 79 (type EXCL) for 24 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-08
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: FINISHED task # 108 (type SRCH) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-15
lola: result : false
lola: markings : 1189
lola: fired transitions : 2346
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 105 (type FNDP) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 106 (type EQUN) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 81 (type FNDP) for 30 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 30 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type SRCH) for 30 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 79 (type EXCL) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-08
lola: result : false
lola: markings : 1369
lola: fired transitions : 1707
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 18 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-06
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: time limit : 450 sec
lola: memory limit: 32 pages
lola: FINISHED task # 84 (type SRCH) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-10
lola: result : false
lola: markings : 1387
lola: fired transitions : 2810
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 81 (type FNDP) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 82 (type EQUN) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 50 (type FNDP) for 12 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 12 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type SRCH) for 12 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 106 (type EQUN) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-15
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-82.sara.
lola: FINISHED task # 64 (type EXCL) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-06
lola: result : false
lola: markings : 1096
lola: fired transitions : 1434
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 116 (type EXCL) for 6 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-02
lola: time limit : 600 sec
lola: memory limit: 32 pages
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 116 (type EXCL) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-02
lola: result : false
lola: markings : 998
lola: fired transitions : 1336
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-53.sara.
lola: LAUNCH task # 112 (type EXCL) for 15 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-05
lola: time limit : 720 sec
lola: memory limit: 32 pages


lola: FINISHED task # 112 (type EXCL) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-05
lola: result : false
lola: markings : 1400
lola: fired transitions : 1738
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 73 (type EXCL) for 0 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-00
lola: time limit : 900 sec
lola: memory limit: 32 pages
lola: FINISHED task # 94 (type SRCH) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-04
lola: result : false
lola: markings : 2117
lola: fired transitions : 4522
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 50 (type FNDP) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 53 (type EQUN) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 98 (type FNDP) for 42 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type EQUN) for 42 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 119 (type SRCH) for 42 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 50 (type FNDP) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-04
lola: result : unknown
lola: fired transitions : 13903
lola: tried executions : 353
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 73 (type EXCL) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-00
lola: result : false
lola: markings : 1350
lola: fired transitions : 2074
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 102 (type EXCL) for 39 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-13
lola: time limit : 1800 sec
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: memory limit: 32 pages
lola: FINISHED task # 82 (type EQUN) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-10
lola: result : false
lola: FINISHED task # 53 (type EQUN) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-04
lola: result : false
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-99.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 102 (type EXCL) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-13
lola: result : false
lola: markings : 1124
lola: fired transitions : 2040
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 120 (type EXCL) for 42 BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-14
lola: time limit : 3600 sec
lola: memory limit: 32 pages
lola: FINISHED task # 119 (type SRCH) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-14
lola: result : false
lola: markings : 2828
lola: fired transitions : 6490
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 98 (type FNDP) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 99 (type EQUN) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 120 (type EXCL) for BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-14 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-00: EF false tandem / relaxed
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-01: INITIAL true preprocessing
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-02: EF false tandem / relaxed
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-03: INITIAL true preprocessing
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-04: EF false tandem / insertion
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-05: EF false tandem / relaxed
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-06: EF false tandem / relaxed
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-07: INITIAL true preprocessing
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-08: EF false tandem / relaxed
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-09: INITIAL true preprocessing
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-10: EF false tandem / insertion
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-11: EF false tandem / relaxed
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-12: AG true tandem / insertion
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-13: EF false tandem / relaxed
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-14: AG true tandem / insertion
BridgeAndVehicles-PT-V04P05N02-ReachabilityCardinality-15: EF false tandem / insertion


Time elapsed: 0 secs. Pages in use: 2

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-PT-V04P05N02"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-PT-V04P05N02, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r023-tajo-162038139300166"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-PT-V04P05N02.tgz
mv BridgeAndVehicles-PT-V04P05N02 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;