fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r007-tall-162037989900364
Last Updated
Jun 28, 2021

About the Execution of ITS-Tools for Angiogenesis-PT-50

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16230.155 3600000.00 3302018.00 159114.20 ??????????????F? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r007-tall-162037989900364.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is Angiogenesis-PT-50, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-tall-162037989900364
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 404K
-rw-r--r-- 1 mcc users 17K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 113K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.2K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 91K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 26 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 26 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Apr 26 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 26 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Mar 23 01:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K Mar 23 01:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 22 10:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 22 10:14 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 33K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-00
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-01
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-02
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-03
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-04
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-05
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-06
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-07
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-08
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-09
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-10
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-11
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-12
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-13
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-14
FORMULA_NAME Angiogenesis-PT-50-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620747149584

Running Version 0
[2021-05-11 15:32:31] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -spotpath, /home/mcc/BenchKit/bin//..//ltlfilt, -z3path, /home/mcc/BenchKit/bin//..//z3/bin/z3, -yices2path, /home/mcc/BenchKit/bin//..//yices/bin/yices, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2021-05-11 15:32:31] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2021-05-11 15:32:31] [INFO ] Load time of PNML (sax parser for PT used): 34 ms
[2021-05-11 15:32:31] [INFO ] Transformed 39 places.
[2021-05-11 15:32:31] [INFO ] Transformed 64 transitions.
[2021-05-11 15:32:31] [INFO ] Parsed PT model containing 39 places and 64 transitions in 70 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 14 ms.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 2 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 2 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
[2021-05-11 15:32:31] [INFO ] Reduced 1 identical enabling conditions.
Support contains 38 out of 39 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 39/39 places, 64/64 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 38 transition count 64
Applied a total of 1 rules in 9 ms. Remains 38 /39 variables (removed 1) and now considering 64/64 (removed 0) transitions.
// Phase 1: matrix 64 rows 38 cols
[2021-05-11 15:32:31] [INFO ] Computed 7 place invariants in 8 ms
[2021-05-11 15:32:31] [INFO ] Implicit Places using invariants in 82 ms returned []
// Phase 1: matrix 64 rows 38 cols
[2021-05-11 15:32:31] [INFO ] Computed 7 place invariants in 3 ms
[2021-05-11 15:32:31] [INFO ] Implicit Places using invariants and state equation in 49 ms returned []
Implicit Place search using SMT with State Equation took 155 ms to find 0 implicit places.
// Phase 1: matrix 64 rows 38 cols
[2021-05-11 15:32:31] [INFO ] Computed 7 place invariants in 2 ms
[2021-05-11 15:32:31] [INFO ] Dead Transitions using invariants and state equation in 45 ms returned []
Finished structural reductions, in 1 iterations. Remains : 38/39 places, 64/64 transitions.
[2021-05-11 15:32:31] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2021-05-11 15:32:31] [INFO ] Flatten gal took : 30 ms
FORMULA Angiogenesis-PT-50-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2021-05-11 15:32:31] [INFO ] Flatten gal took : 12 ms
[2021-05-11 15:32:32] [INFO ] Input system was already deterministic with 64 transitions.
Incomplete random walk after 100020 steps, including 4 resets, run finished after 197 ms. (steps per millisecond=507 ) properties (out of 89) seen :86
Running SMT prover for 3 properties.
// Phase 1: matrix 64 rows 38 cols
[2021-05-11 15:32:32] [INFO ] Computed 7 place invariants in 6 ms
[2021-05-11 15:32:32] [INFO ] [Real]Absence check using 7 positive place invariants in 5 ms returned sat
[2021-05-11 15:32:32] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-11 15:32:32] [INFO ] [Real]Absence check using state equation in 28 ms returned sat
[2021-05-11 15:32:32] [INFO ] Computed and/alt/rep : 59/142/59 causal constraints (skipped 2 transitions) in 7 ms.
[2021-05-11 15:32:32] [INFO ] Solution in real domain found non-integer solution.
[2021-05-11 15:32:32] [INFO ] [Nat]Absence check using 7 positive place invariants in 2 ms returned sat
[2021-05-11 15:32:32] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2021-05-11 15:32:32] [INFO ] [Nat]Absence check using state equation in 14 ms returned sat
[2021-05-11 15:32:32] [INFO ] Computed and/alt/rep : 59/142/59 causal constraints (skipped 2 transitions) in 7 ms.
[2021-05-11 15:32:32] [INFO ] Added : 48 causal constraints over 10 iterations in 79 ms. Result :sat
[2021-05-11 15:32:32] [INFO ] [Real]Absence check using 7 positive place invariants in 2 ms returned sat
[2021-05-11 15:32:32] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-11 15:32:32] [INFO ] [Real]Absence check using state equation in 14 ms returned sat
[2021-05-11 15:32:32] [INFO ] Computed and/alt/rep : 59/142/59 causal constraints (skipped 2 transitions) in 4 ms.
[2021-05-11 15:32:32] [INFO ] Solution in real domain found non-integer solution.
[2021-05-11 15:32:32] [INFO ] [Nat]Absence check using 7 positive place invariants in 2 ms returned sat
[2021-05-11 15:32:32] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2021-05-11 15:32:32] [INFO ] [Nat]Absence check using state equation in 15 ms returned sat
[2021-05-11 15:32:32] [INFO ] Computed and/alt/rep : 59/142/59 causal constraints (skipped 2 transitions) in 6 ms.
[2021-05-11 15:32:32] [INFO ] Added : 56 causal constraints over 12 iterations in 69 ms. Result :sat
[2021-05-11 15:32:32] [INFO ] [Real]Absence check using 7 positive place invariants in 2 ms returned sat
[2021-05-11 15:32:32] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-11 15:32:32] [INFO ] [Real]Absence check using state equation in 13 ms returned sat
[2021-05-11 15:32:32] [INFO ] Computed and/alt/rep : 59/142/59 causal constraints (skipped 2 transitions) in 6 ms.
[2021-05-11 15:32:32] [INFO ] Solution in real domain found non-integer solution.
[2021-05-11 15:32:32] [INFO ] [Nat]Absence check using 7 positive place invariants in 2 ms returned sat
[2021-05-11 15:32:32] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2021-05-11 15:32:32] [INFO ] [Nat]Absence check using state equation in 21 ms returned sat
[2021-05-11 15:32:32] [INFO ] Computed and/alt/rep : 59/142/59 causal constraints (skipped 2 transitions) in 4 ms.
[2021-05-11 15:32:32] [INFO ] Added : 56 causal constraints over 12 iterations in 65 ms. Result :sat
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 0 with 12 rules applied. Total rules applied 12 place count 32 transition count 58
Partial Post-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 0 with 3 rules applied. Total rules applied 15 place count 32 transition count 58
Applied a total of 15 rules in 15 ms. Remains 32 /38 variables (removed 6) and now considering 58/64 (removed 6) transitions.
[2021-05-11 15:32:32] [INFO ] Flatten gal took : 5 ms
[2021-05-11 15:32:32] [INFO ] Flatten gal took : 5 ms
[2021-05-11 15:32:32] [INFO ] Input system was already deterministic with 58 transitions.
[2021-05-11 15:32:32] [INFO ] Flatten gal took : 4 ms
[2021-05-11 15:32:32] [INFO ] Flatten gal took : 4 ms
[2021-05-11 15:32:32] [INFO ] Time to serialize gal into /tmp/CTLFireability1161433743734879881.gal : 1 ms
[2021-05-11 15:32:32] [INFO ] Time to serialize properties into /tmp/CTLFireability840144975468752380.ctl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLFireability1161433743734879881.gal, -t, CGAL, -ctl, /tmp/CTLFireability840144975468752380.ctl, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLFireability1161433743734879881.gal -t CGAL -ctl /tmp/CTLFireability840144975468752380.ctl --gen-order FOLLOW
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Detected timeout of ITS tools.
[2021-05-11 15:33:02] [INFO ] Flatten gal took : 4 ms
[2021-05-11 15:33:02] [INFO ] Applying decomposition
[2021-05-11 15:33:02] [INFO ] Flatten gal took : 7 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/convert-linux64, -i, /tmp/graph7045852539882869957.txt, -o, /tmp/graph7045852539882869957.bin, -w, /tmp/graph7045852539882869957.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/louvain-linux64, /tmp/graph7045852539882869957.bin, -l, -1, -v, -w, /tmp/graph7045852539882869957.weights, -q, 0, -e, 0.001], workingDir=null]
[2021-05-11 15:33:03] [INFO ] Decomposing Gal with order
[2021-05-11 15:33:03] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-11 15:33:03] [INFO ] Removed a total of 33 redundant transitions.
[2021-05-11 15:33:03] [INFO ] Flatten gal took : 54 ms
[2021-05-11 15:33:03] [INFO ] Fuse similar labels procedure discarded/fused a total of 12 labels/synchronizations in 20 ms.
[2021-05-11 15:33:03] [INFO ] Time to serialize gal into /tmp/CTLFireability15912502369079044433.gal : 2 ms
[2021-05-11 15:33:03] [INFO ] Time to serialize properties into /tmp/CTLFireability9740609507234142394.ctl : 0 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLFireability15912502369079044433.gal, -t, CGAL, -ctl, /tmp/CTLFireability9740609507234142394.ctl], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLFireability15912502369079044433.gal -t CGAL -ctl /tmp/CTLFireability9740609507234142394.ctl
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Detected timeout of ITS tools.
[2021-05-11 15:33:33] [INFO ] Flatten gal took : 8 ms
[2021-05-11 15:33:33] [INFO ] Flatten gal took : 9 ms
[2021-05-11 15:33:33] [INFO ] Applying decomposition
[2021-05-11 15:33:33] [INFO ] Flatten gal took : 7 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/convert-linux64, -i, /tmp/graph9834788932197856750.txt, -o, /tmp/graph9834788932197856750.bin, -w, /tmp/graph9834788932197856750.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/louvain-linux64, /tmp/graph9834788932197856750.bin, -l, -1, -v, -w, /tmp/graph9834788932197856750.weights, -q, 0, -e, 0.001], workingDir=null]
[2021-05-11 15:33:35] [INFO ] Decomposing Gal with order
[2021-05-11 15:33:35] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-11 15:33:35] [INFO ] Removed a total of 33 redundant transitions.
[2021-05-11 15:33:35] [INFO ] Flatten gal took : 12 ms
[2021-05-11 15:33:35] [INFO ] Fuse similar labels procedure discarded/fused a total of 6 labels/synchronizations in 2 ms.
[2021-05-11 15:33:35] [INFO ] Time to serialize gal into /tmp/CTLFireability462652663251766914.gal : 4 ms
[2021-05-11 15:33:35] [INFO ] Time to serialize properties into /tmp/CTLFireability6967524747050389748.ctl : 27 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLFireability462652663251766914.gal, -t, CGAL, -ctl, /tmp/CTLFireability6967524747050389748.ctl], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLFireability462652663251766914.gal -t CGAL -ctl /tmp/CTLFireability6967524747050389748.ctl
No direction supplied, using forward translation only.
Parsed 15 CTL formulae.
Detected timeout of ITS tools.
[2021-05-11 15:54:06] [INFO ] Flatten gal took : 94 ms
[2021-05-11 15:54:06] [INFO ] Time to serialize gal into /tmp/CTLFireability322262256111233260.gal : 56 ms
[2021-05-11 15:54:06] [INFO ] Time to serialize properties into /tmp/CTLFireability14891858247696007843.ctl : 38 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLFireability322262256111233260.gal, -t, CGAL, -ctl, /tmp/CTLFireability14891858247696007843.ctl, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLFireability322262256111233260.gal -t CGAL -ctl /tmp/CTLFireability14891858247696007843.ctl --gen-order FOLLOW
No direction supplied, using forward translation only.
Parsed 15 CTL formulae.
Detected timeout of ITS tools.
[2021-05-11 16:14:27] [INFO ] Flatten gal took : 15 ms
[2021-05-11 16:14:27] [INFO ] Input system was already deterministic with 64 transitions.
[2021-05-11 16:14:27] [INFO ] Transformed 38 places.
[2021-05-11 16:14:27] [INFO ] Transformed 64 transitions.
Running greatSPN : CommandLine [args=[/home/mcc/BenchKit/bin//..//greatspn//bin/pinvar, /home/mcc/execution/gspn], workingDir=/home/mcc/execution]
Run of greatSPN captured in /home/mcc/execution/outPut.txt
Running greatSPN : CommandLine [args=[/home/mcc/BenchKit/bin//..//greatspn//bin/RGMEDD2, /home/mcc/execution/gspn, -META, -varord-only], workingDir=/home/mcc/execution]
Run of greatSPN captured in /home/mcc/execution/outPut.txt
Using order generated by GreatSPN with heuristic : META
[2021-05-11 16:14:27] [INFO ] Time to serialize gal into /tmp/CTLFireability1726679417966173997.gal : 2 ms
[2021-05-11 16:14:27] [INFO ] Time to serialize properties into /tmp/CTLFireability11393160634735467542.ctl : 7 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLFireability1726679417966173997.gal, -t, CGAL, -ctl, /tmp/CTLFireability11393160634735467542.ctl, --load-order, /home/mcc/execution/model.ord, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLFireability1726679417966173997.gal -t CGAL -ctl /tmp/CTLFireability11393160634735467542.ctl --load-order /home/mcc/execution/model.ord --gen-order FOLLOW
Successfully loaded order from file /home/mcc/execution/model.ord
No direction supplied, using forward translation only.
Parsed 15 CTL formulae.

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ CTLFireability = StateSpace ]]
+ /home/mcc/BenchKit/bin//..//runeclipse.sh /home/mcc/execution CTLFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ cut -d . -f 9
++ ls /home/mcc/BenchKit/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202104292328.jar
+ VERSION=0
+ echo 'Running Version 0'
+ /home/mcc/BenchKit/bin//..//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination CTLFireability -spotpath /home/mcc/BenchKit/bin//..//ltlfilt -z3path /home/mcc/BenchKit/bin//..//z3/bin/z3 -yices2path /home/mcc/BenchKit/bin//..//yices/bin/yices -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Angiogenesis-PT-50"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is Angiogenesis-PT-50, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-tall-162037989900364"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Angiogenesis-PT-50.tgz
mv Angiogenesis-PT-50 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;