fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r004-tall-162037986300641
Last Updated
Jun 28, 2021

About the Execution of LoLA for BART-PT-050

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16245.684 197993.00 602511.00 890.10 ??T??????T?TF??? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r004-tall-162037986300641.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is BART-PT-050, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037986300641
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 12M
-rw-r--r-- 1 mcc users 4.2K Mar 20 13:27 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Mar 20 13:27 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 5.2K Jun 8 09:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 31K Jun 8 09:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Jun 8 09:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Jun 8 09:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Jun 8 09:14 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 14K Jun 8 09:14 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.1K Jun 8 09:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K Jun 8 09:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Jun 8 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Jun 8 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 20 13:27 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 20 13:27 instance
-rw-r--r-- 1 mcc users 6 Mar 20 13:27 iscolored
-rw-r--r-- 1 mcc users 12M Mar 20 13:27 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-050-00
FORMULA_NAME BART-PT-050-01
FORMULA_NAME BART-PT-050-02
FORMULA_NAME BART-PT-050-03
FORMULA_NAME BART-PT-050-04
FORMULA_NAME BART-PT-050-05
FORMULA_NAME BART-PT-050-06
FORMULA_NAME BART-PT-050-07
FORMULA_NAME BART-PT-050-08
FORMULA_NAME BART-PT-050-09
FORMULA_NAME BART-PT-050-10
FORMULA_NAME BART-PT-050-11
FORMULA_NAME BART-PT-050-12
FORMULA_NAME BART-PT-050-13
FORMULA_NAME BART-PT-050-14
FORMULA_NAME BART-PT-050-15

=== Now, execution of the tool begins

BK_START 1623173354721

starting LoLA
BK_INPUT BART-PT-050
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
LTLCardinality

FORMULA BART-PT-050-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-PT-050-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-PT-050-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-PT-050-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1623173552714

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 88 (type SKEL/SRCH) for 0 BART-PT-050-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 89 (type SKEL/SRCH) for 13 BART-PT-050-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 89 (type SKEL/SRCH) for BART-PT-050-03
lola: result : true
lola: markings : 37
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 90 (type SKEL/SRCH) for 6 BART-PT-050-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 91 (type SKEL/SRCH) for 6 BART-PT-050-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 91 (type SKEL/SRCH) for BART-PT-050-02
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 90 (type SKEL/SRCH) for BART-PT-050-02
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 56 (type CNST) for 55 BART-PT-050-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 62 (type CNST) for 61 BART-PT-050-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 67 (type CNST) for 64 BART-PT-050-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 56 (type CNST) for BART-PT-050-09
lola: result : true
lola: FINISHED task # 62 (type CNST) for BART-PT-050-11
lola: result : true
lola: FINISHED task # 67 (type CNST) for BART-PT-050-12
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 39 (type CNST) for 36 BART-PT-050-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 39 (type CNST) for BART-PT-050-08
lola: result : true
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 92 (type SKEL/SRCH) for 19 BART-PT-050-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 93 (type SKEL/SRCH) for 19 BART-PT-050-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 93 (type SKEL/SRCH) for BART-PT-050-05
lola: result : false
lola: markings : 2404
lola: fired transitions : 2799
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 94 (type SKEL/SRCH) for 3 BART-PT-050-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 94 (type SKEL/SRCH) for BART-PT-050-01
lola: result : false
lola: markings : 153
lola: fired transitions : 154
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 95 (type SKEL/SRCH) for 36 BART-PT-050-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 95 (type SKEL/SRCH) for BART-PT-050-08
lola: result : true
lola: markings : 73
lola: fired transitions : 72
lola: time used : 1.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 0 1 0 0 0 0 0
BART-PT-050-01: LTL 0 0 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 0 0 0 1 0 0 0
BART-PT-050-04: LTL 0 0 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 0 1 0 1 0 0 0
BART-PT-050-06: LTL 0 0 0 0 0 0 0 0
BART-PT-050-07: LTL 0 0 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 0 0 0 1 0 0 0
BART-PT-050-10: LTL 0 0 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 0 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 0 0 0 0 0 0 0
BART-PT-050-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 5/3552 1/5 BART-PT-050-00 409695 m, 81939 m/sec, 875424 t fired, .
92 LTL SRCH 2/3549 1/5 BART-PT-050-05 73904 m, 14780 m/sec, 108870 t fired, .

Time elapsed: 53 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:793
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:793
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 98 (type SKEL/FNDP) for 19 BART-PT-050-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type SKEL/EQUN) for 19 BART-PT-050-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 98 (type SKEL/FNDP) for BART-PT-050-05
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 99 (type EQUN) for BART-PT-050-05 (obsolete)
lola: LAUNCH task # 102 (type SKEL/SRCH) for 30 BART-PT-050-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/LTLCardinality-99.sara.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 103 (type SKEL/SRCH) for 36 BART-PT-050-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.

lola: ASSUMEDDEADLOCKFREE
lola: FINISHED task # 99 (type SKEL/EQUN) for BART-PT-050-05
lola: result : true
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:793
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:767
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:793
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 0 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 0 0 0 1 0 0 0
BART-PT-050-04: LTL 0 1 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 0 1 0 0 0 0 0
BART-PT-050-07: LTL 0 0 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 8 1 0 2 0 0 0
BART-PT-050-10: LTL 0 0 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 5 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 1 0 0 0 0 0 0
BART-PT-050-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 10/881 1/5 BART-PT-050-00 499945 m, 18050 m/sec, 1080201 t fired, .
92 LTL SRCH 7/883 1/5 BART-PT-050-05 289416 m, 43102 m/sec, 428843 t fired, .
102 LTL SRCH 5/707 1/5 BART-PT-050-06 90650 m, 18130 m/sec, 167070 t fired, .
103 LTL SRCH 5/707 1/5 BART-PT-050-08 130436 m, 26087 m/sec, 256682 t fired, .

Time elapsed: 58 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 1.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 0 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 0 0 0 1 0 0 0
BART-PT-050-04: LTL 0 1 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 0 1 0 0 0 0 0
BART-PT-050-07: LTL 0 0 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 8 1 0 2 0 0 0
BART-PT-050-10: LTL 0 0 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 1 0 0 0 0 0 0
BART-PT-050-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 15/698 1/5 BART-PT-050-00 617822 m, 23575 m/sec, 1310618 t fired, .
92 LTL SRCH 12/582 1/5 BART-PT-050-05 500413 m, 42199 m/sec, 742173 t fired, .
102 LTL SRCH 10/584 1/5 BART-PT-050-06 184714 m, 18812 m/sec, 361682 t fired, .
103 LTL SRCH 10/584 1/5 BART-PT-050-08 263235 m, 26559 m/sec, 527908 t fired, .

Time elapsed: 63 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
lola: ASSUMEDDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 0 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 0 0 0 1 0 0 0
BART-PT-050-04: LTL 0 1 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 0 1 0 0 0 0 0
BART-PT-050-07: LTL 0 1 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 8 1 0 2 0 0 0
BART-PT-050-10: LTL 0 1 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 3 0 0 0 0 0 0
BART-PT-050-15: LTL 0 1 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 20/490 1/5 BART-PT-050-00 768485 m, 30132 m/sec, 1631027 t fired, .
92 LTL SRCH 17/493 1/5 BART-PT-050-05 809095 m, 61736 m/sec, 1200637 t fired, .
102 LTL SRCH 15/494 1/5 BART-PT-050-06 329369 m, 28931 m/sec, 645218 t fired, .
103 LTL SRCH 15/494 1/5 BART-PT-050-08 472102 m, 41773 m/sec, 952481 t fired, .

Time elapsed: 68 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 0 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 0 0 0 1 0 0 0
BART-PT-050-04: LTL 0 1 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 0 1 0 0 0 0 0
BART-PT-050-07: LTL 0 1 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 8 1 0 2 0 0 0
BART-PT-050-10: LTL 0 1 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 3 0 0 0 0 0 0
BART-PT-050-15: LTL 0 1 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 25/487 1/5 BART-PT-050-00 881287 m, 22560 m/sec, 1895881 t fired, .
92 LTL SRCH 22/490 1/5 BART-PT-050-05 1054127 m, 49006 m/sec, 1564515 t fired, .
102 LTL SRCH 20/491 1/5 BART-PT-050-06 437743 m, 21674 m/sec, 860314 t fired, .
103 LTL SRCH 20/491 1/5 BART-PT-050-08 617847 m, 29149 m/sec, 1246415 t fired, .

Time elapsed: 73 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 0 0 0 1 0 0 0
BART-PT-050-04: LTL 0 1 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 1 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 9 1 0 2 0 0 0
BART-PT-050-10: LTL 0 1 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 3 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 30/478 1/5 BART-PT-050-00 979321 m, 19606 m/sec, 2116831 t fired, .
92 LTL SRCH 27/481 1/5 BART-PT-050-05 1227943 m, 34763 m/sec, 1822462 t fired, .
102 LTL SRCH 25/482 1/5 BART-PT-050-06 524834 m, 17418 m/sec, 1042503 t fired, .
103 LTL SRCH 25/482 1/5 BART-PT-050-08 729353 m, 22301 m/sec, 1457054 t fired, .

Time elapsed: 78 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 35/475 1/5 BART-PT-050-00 1311069 m, 66349 m/sec, 2934216 t fired, .
92 LTL SRCH 32/478 1/5 BART-PT-050-05 1991095 m, 152630 m/sec, 2955804 t fired, .
102 LTL SRCH 30/479 1/5 BART-PT-050-06 831130 m, 61259 m/sec, 1724616 t fired, .
103 LTL SRCH 30/479 1/5 BART-PT-050-08 1228258 m, 99781 m/sec, 2432045 t fired, .

Time elapsed: 83 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 40/472 1/5 BART-PT-050-00 1797500 m, 97286 m/sec, 4078708 t fired, .
92 LTL SRCH 37/475 1/5 BART-PT-050-05 3095773 m, 220935 m/sec, 4596608 t fired, .
102 LTL SRCH 35/476 1/5 BART-PT-050-06 1248287 m, 83431 m/sec, 2661836 t fired, .
103 LTL SRCH 35/476 1/5 BART-PT-050-08 1942193 m, 142787 m/sec, 3863998 t fired, .

Time elapsed: 88 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 45/467 1/5 BART-PT-050-00 2280315 m, 96563 m/sec, 5217934 t fired, .
92 LTL SRCH 42/470 1/5 BART-PT-050-05 4196560 m, 220157 m/sec, 6231259 t fired, .
102 LTL SRCH 40/471 1/5 BART-PT-050-06 1665984 m, 83539 m/sec, 3571660 t fired, .
103 LTL SRCH 40/471 1/5 BART-PT-050-08 2665268 m, 144615 m/sec, 5284064 t fired, .

Time elapsed: 93 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 50/462 1/5 BART-PT-050-00 2734220 m, 90781 m/sec, 6352971 t fired, .
92 LTL SRCH 47/465 1/5 BART-PT-050-05 5298469 m, 220381 m/sec, 7867832 t fired, .
102 LTL SRCH 45/466 1/5 BART-PT-050-06 2073550 m, 81513 m/sec, 4476828 t fired, .
103 LTL SRCH 45/466 1/5 BART-PT-050-08 3392135 m, 145373 m/sec, 6702197 t fired, .

Time elapsed: 98 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 55/457 1/5 BART-PT-050-00 3222063 m, 97568 m/sec, 7475246 t fired, .
92 LTL SRCH 52/460 2/5 BART-PT-050-05 6393592 m, 219024 m/sec, 9494096 t fired, .
102 LTL SRCH 50/461 1/5 BART-PT-050-06 2473455 m, 79981 m/sec, 5381323 t fired, .
103 LTL SRCH 50/461 1/5 BART-PT-050-08 4060550 m, 133683 m/sec, 8063281 t fired, .

Time elapsed: 103 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 60/452 1/5 BART-PT-050-00 3706881 m, 96963 m/sec, 8617565 t fired, .
92 LTL SRCH 57/455 2/5 BART-PT-050-05 7478274 m, 216936 m/sec, 11105226 t fired, .
102 LTL SRCH 55/456 1/5 BART-PT-050-06 2895685 m, 84446 m/sec, 6287247 t fired, .
103 LTL SRCH 55/456 1/5 BART-PT-050-08 4753204 m, 138530 m/sec, 9417086 t fired, .

Time elapsed: 108 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 65/447 1/5 BART-PT-050-00 4173236 m, 93271 m/sec, 9740322 t fired, .
92 LTL SRCH 62/450 2/5 BART-PT-050-05 8553144 m, 214974 m/sec, 12701590 t fired, .
102 LTL SRCH 60/451 1/5 BART-PT-050-06 3352237 m, 91310 m/sec, 7223714 t fired, .
103 LTL SRCH 60/451 1/5 BART-PT-050-08 5345079 m, 118375 m/sec, 10698643 t fired, .

Time elapsed: 113 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 70/442 2/5 BART-PT-050-00 4638055 m, 92963 m/sec, 10844708 t fired, .
92 LTL SRCH 67/445 2/5 BART-PT-050-05 9645478 m, 218466 m/sec, 14325261 t fired, .
102 LTL SRCH 65/446 1/5 BART-PT-050-06 3769518 m, 83456 m/sec, 8122901 t fired, .
103 LTL SRCH 65/446 2/5 BART-PT-050-08 5973991 m, 125782 m/sec, 11980443 t fired, .

Time elapsed: 118 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 75/437 2/5 BART-PT-050-00 5065689 m, 85526 m/sec, 11951934 t fired, .
92 LTL SRCH 72/440 2/5 BART-PT-050-05 10739943 m, 218893 m/sec, 15960248 t fired, .
102 LTL SRCH 70/441 1/5 BART-PT-050-06 4209404 m, 87977 m/sec, 9049405 t fired, .
103 LTL SRCH 70/441 2/5 BART-PT-050-08 6591662 m, 123534 m/sec, 13272727 t fired, .

Time elapsed: 123 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 80/432 2/5 BART-PT-050-00 5494066 m, 85675 m/sec, 13049911 t fired, .
92 LTL SRCH 77/435 2/5 BART-PT-050-05 11834025 m, 218816 m/sec, 17594805 t fired, .
102 LTL SRCH 75/436 1/5 BART-PT-050-06 4590266 m, 76172 m/sec, 9931314 t fired, .
103 LTL SRCH 75/436 2/5 BART-PT-050-08 7208523 m, 123372 m/sec, 14531918 t fired, .

Time elapsed: 128 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 85/427 2/5 BART-PT-050-00 5989532 m, 99093 m/sec, 14161943 t fired, .
92 LTL SRCH 82/430 3/5 BART-PT-050-05 12909977 m, 215190 m/sec, 19202261 t fired, .
102 LTL SRCH 80/431 1/5 BART-PT-050-06 4971536 m, 76254 m/sec, 10813370 t fired, .
103 LTL SRCH 80/431 2/5 BART-PT-050-08 7743382 m, 106971 m/sec, 15737992 t fired, .

Time elapsed: 133 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 90/422 2/5 BART-PT-050-00 6418048 m, 85703 m/sec, 15265078 t fired, .
92 LTL SRCH 87/425 3/5 BART-PT-050-05 13984932 m, 214991 m/sec, 20808047 t fired, .
102 LTL SRCH 85/426 1/5 BART-PT-050-06 5355137 m, 76720 m/sec, 11734469 t fired, .
103 LTL SRCH 85/426 2/5 BART-PT-050-08 8264802 m, 104284 m/sec, 16928384 t fired, .

Time elapsed: 138 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 95/417 2/5 BART-PT-050-00 6830696 m, 82529 m/sec, 16365621 t fired, .
92 LTL SRCH 92/420 3/5 BART-PT-050-05 15070772 m, 217168 m/sec, 22430276 t fired, .
102 LTL SRCH 90/421 2/5 BART-PT-050-06 5735487 m, 76070 m/sec, 12617299 t fired, .
103 LTL SRCH 90/421 2/5 BART-PT-050-08 8758140 m, 98667 m/sec, 18031802 t fired, .

Time elapsed: 143 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 100/412 2/5 BART-PT-050-00 7259483 m, 85757 m/sec, 17464429 t fired, .
92 LTL SRCH 97/415 3/5 BART-PT-050-05 16166897 m, 219225 m/sec, 24067750 t fired, .
102 LTL SRCH 95/416 2/5 BART-PT-050-06 6104703 m, 73843 m/sec, 13476174 t fired, .
103 LTL SRCH 95/416 2/5 BART-PT-050-08 9244259 m, 97223 m/sec, 19154250 t fired, .

Time elapsed: 148 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 105/407 2/5 BART-PT-050-00 7701776 m, 88458 m/sec, 18579142 t fired, .
92 LTL SRCH 102/410 3/5 BART-PT-050-05 17263123 m, 219245 m/sec, 25705477 t fired, .
102 LTL SRCH 100/411 2/5 BART-PT-050-06 6463537 m, 71766 m/sec, 14333480 t fired, .
103 LTL SRCH 100/411 2/5 BART-PT-050-08 9768477 m, 104843 m/sec, 20324315 t fired, .

Time elapsed: 153 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 110/402 2/5 BART-PT-050-00 8118217 m, 83288 m/sec, 19676695 t fired, .
92 LTL SRCH 107/405 4/5 BART-PT-050-05 18355732 m, 218521 m/sec, 27337703 t fired, .
102 LTL SRCH 105/406 2/5 BART-PT-050-06 6817007 m, 70694 m/sec, 15185820 t fired, .
103 LTL SRCH 105/406 2/5 BART-PT-050-08 10320698 m, 110444 m/sec, 21494774 t fired, .

Time elapsed: 158 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 115/397 2/5 BART-PT-050-00 8572361 m, 90828 m/sec, 20775829 t fired, .
92 LTL SRCH 112/400 4/5 BART-PT-050-05 19442312 m, 217316 m/sec, 28960904 t fired, .
102 LTL SRCH 110/401 2/5 BART-PT-050-06 7181200 m, 72838 m/sec, 16046380 t fired, .
103 LTL SRCH 110/401 2/5 BART-PT-050-08 10820861 m, 100032 m/sec, 22636594 t fired, .

Time elapsed: 163 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 120/392 3/5 BART-PT-050-00 8982876 m, 82103 m/sec, 21879790 t fired, .
92 LTL SRCH 117/395 4/5 BART-PT-050-05 20532374 m, 218012 m/sec, 30589377 t fired, .
102 LTL SRCH 115/396 2/5 BART-PT-050-06 7528142 m, 69388 m/sec, 16897807 t fired, .
103 LTL SRCH 115/396 2/5 BART-PT-050-08 11300168 m, 95861 m/sec, 23758484 t fired, .

Time elapsed: 168 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 125/387 3/5 BART-PT-050-00 9424962 m, 88417 m/sec, 22964446 t fired, .
92 LTL SRCH 122/390 4/5 BART-PT-050-05 21617031 m, 216931 m/sec, 32209782 t fired, .
102 LTL SRCH 120/391 2/5 BART-PT-050-06 7894705 m, 73312 m/sec, 17751077 t fired, .
103 LTL SRCH 120/391 2/5 BART-PT-050-08 11778677 m, 95701 m/sec, 24873520 t fired, .

Time elapsed: 173 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 130/382 3/5 BART-PT-050-00 9831613 m, 81330 m/sec, 24042920 t fired, .
92 LTL SRCH 127/385 4/5 BART-PT-050-05 22682530 m, 213099 m/sec, 33801553 t fired, .
102 LTL SRCH 125/386 2/5 BART-PT-050-06 8255597 m, 72178 m/sec, 18592275 t fired, .
103 LTL SRCH 125/386 3/5 BART-PT-050-08 12297171 m, 103698 m/sec, 26019606 t fired, .

Time elapsed: 178 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 1 0 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 135/377 3/5 BART-PT-050-00 10236481 m, 80973 m/sec, 25120834 t fired, .
92 LTL SRCH 132/380 4/5 BART-PT-050-05 23754244 m, 214342 m/sec, 35402702 t fired, .
102 LTL SRCH 130/381 2/5 BART-PT-050-06 8589726 m, 66825 m/sec, 19426389 t fired, .
103 LTL SRCH 130/381 3/5 BART-PT-050-08 12788909 m, 98347 m/sec, 27129454 t fired, .

Time elapsed: 183 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
lola: Failed to get new memory from operating system
lola: SUSPEND task # 92 (type SRCH) for BART-PT-050-05 (waiting for memory from other tasks)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 0 1 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 140/372 3/5 BART-PT-050-00 10627817 m, 78267 m/sec, 26175040 t fired, .
92 LTL SRCH 137/375 4/5 BART-PT-050-05 --
102 LTL SRCH 135/376 2/5 BART-PT-050-06 8944351 m, 70925 m/sec, 20277308 t fired, .
103 LTL SRCH 135/376 3/5 BART-PT-050-08 13324646 m, 107147 m/sec, 28284651 t fired, .

Time elapsed: 188 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-050-02: CONJ true CONJ
BART-PT-050-09: INITIAL true preprocessing
BART-PT-050-11: INITIAL true preprocessing
BART-PT-050-12: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-050-00: LTL 0 1 1 0 0 0 0 0
BART-PT-050-01: LTL 0 1 0 0 1 0 0 0
BART-PT-050-03: LTL/CTL 0 1 0 0 1 0 0 0
BART-PT-050-04: LTL 0 2 0 0 0 0 0 0
BART-PT-050-05: CONJ 0 6 0 1 3 0 0 2
BART-PT-050-06: LTL 0 1 1 0 0 0 0 0
BART-PT-050-07: LTL 0 2 0 0 0 0 0 0
BART-PT-050-08: CONJ 0 11 1 0 2 0 0 0
BART-PT-050-10: LTL 0 2 0 0 0 0 0 0
BART-PT-050-13: CONJ 0 10 0 0 0 0 0 0
BART-PT-050-14: CONJ 0 4 0 0 0 0 0 0
BART-PT-050-15: LTL 0 2 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 LTL SRCH 145/367 3/5 BART-PT-050-00 11036681 m, 81772 m/sec, 27251853 t fired, .
92 LTL SRCH 142/375 4/5 BART-PT-050-05 --
102 LTL SRCH 140/371 2/5 BART-PT-050-06 9344991 m, 80128 m/sec, 21171001 t fired, .
103 LTL SRCH 140/371 3/5 BART-PT-050-08 14048663 m, 144803 m/sec, 29625085 t fired, .

Time elapsed: 193 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 437 Killed lola --conf=$BIN_DIR/configfiles/ltlcardinalityconf --formula=$DIR/LTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-050"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is BART-PT-050, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037986300641"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-050.tgz
mv BART-PT-050 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;