About the Execution of LoLA for BART-PT-005
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13818.640 | 634005.00 | 633310.00 | 1497.30 | ???TFF??FF?FTTT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r004-tall-162037986300604.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is BART-PT-005, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037986300604
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 7.1M
-rw-r--r-- 1 mcc users 784K Jun 13 08:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 2.8M Jun 13 08:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 512K Jun 13 08:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.7M Jun 13 08:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Mar 20 13:27 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Mar 20 13:27 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Jun 8 09:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Jun 8 09:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Jun 8 09:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Jun 8 09:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.8K Jun 8 09:14 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 22K Jun 8 09:14 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.5K Jun 8 09:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 20K Jun 8 09:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Jun 8 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Jun 8 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 20 13:27 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 20 13:27 instance
-rw-r--r-- 1 mcc users 6 Mar 20 13:27 iscolored
-rw-r--r-- 1 mcc users 1.3M Mar 20 13:27 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-005-CTLFireability-00
FORMULA_NAME BART-PT-005-CTLFireability-01
FORMULA_NAME BART-PT-005-CTLFireability-02
FORMULA_NAME BART-PT-005-CTLFireability-03
FORMULA_NAME BART-PT-005-CTLFireability-04
FORMULA_NAME BART-PT-005-CTLFireability-05
FORMULA_NAME BART-PT-005-CTLFireability-06
FORMULA_NAME BART-PT-005-CTLFireability-07
FORMULA_NAME BART-PT-005-CTLFireability-08
FORMULA_NAME BART-PT-005-CTLFireability-09
FORMULA_NAME BART-PT-005-CTLFireability-10
FORMULA_NAME BART-PT-005-CTLFireability-11
FORMULA_NAME BART-PT-005-CTLFireability-12
FORMULA_NAME BART-PT-005-CTLFireability-13
FORMULA_NAME BART-PT-005-CTLFireability-14
FORMULA_NAME BART-PT-005-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1623574078964
starting LoLA
BK_INPUT BART-PT-005
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA BART-PT-005-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-005-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-005-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-005-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-005-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-005-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-005-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-005-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-005-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1623574712969
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 42 (type EXCL) for 41 BART-PT-005-CTLFireability-11
lola: time limit : 192 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:735
lola: rewrite Frontend/Parser/formula_rewrite.k:695
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 42 (type EXCL) for BART-PT-005-CTLFireability-11
lola: result : false
lola: markings : 18
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 BART-PT-005-CTLFireability-05
lola: time limit : 203 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 16 (type EXCL) for BART-PT-005-CTLFireability-05
lola: result : false
lola: markings : 104496
lola: fired transitions : 130945
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 BART-PT-005-CTLFireability-15
lola: time limit : 216 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 2/216 4/32 BART-PT-005-CTLFireability-15 685492 m, 137098 m/sec, 734396 t fired, .
Time elapsed: 144 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 7/216 13/32 BART-PT-005-CTLFireability-15 2345351 m, 331971 m/sec, 2541284 t fired, .
Time elapsed: 149 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 12/216 21/32 BART-PT-005-CTLFireability-15 3863737 m, 303677 m/sec, 4226291 t fired, .
Time elapsed: 154 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 17/216 29/32 BART-PT-005-CTLFireability-15 5363550 m, 299962 m/sec, 5875713 t fired, .
Time elapsed: 159 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for BART-PT-005-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
BART-PT-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 BART-PT-005-CTLFireability-13
lola: time limit : 229 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for BART-PT-005-CTLFireability-13
lola: result : true
lola: markings : 11872
lola: fired transitions : 12900
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 BART-PT-005-CTLFireability-12
lola: time limit : 245 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for BART-PT-005-CTLFireability-12
lola: result : true
lola: markings : 90
lola: fired transitions : 90
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 BART-PT-005-CTLFireability-09
lola: time limit : 264 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for BART-PT-005-CTLFireability-09
lola: result : false
lola: markings : 12897
lola: fired transitions : 29842
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 24 BART-PT-005-CTLFireability-08
lola: time limit : 286 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for BART-PT-005-CTLFireability-08
lola: result : false
lola: markings : 51
lola: fired transitions : 66
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 24 BART-PT-005-CTLFireability-08
lola: time limit : 312 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for BART-PT-005-CTLFireability-08
lola: result : false
lola: markings : 55
lola: fired transitions : 55
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 BART-PT-005-CTLFireability-07
lola: time limit : 343 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/343 3/32 BART-PT-005-CTLFireability-07 503954 m, 100790 m/sec, 1109559 t fired, .
Time elapsed: 169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/343 6/32 BART-PT-005-CTLFireability-07 938608 m, 86930 m/sec, 2193607 t fired, .
Time elapsed: 174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/343 8/32 BART-PT-005-CTLFireability-07 1338760 m, 80030 m/sec, 3245962 t fired, .
Time elapsed: 179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/343 10/32 BART-PT-005-CTLFireability-07 1724400 m, 77128 m/sec, 4266252 t fired, .
Time elapsed: 184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/343 12/32 BART-PT-005-CTLFireability-07 2095860 m, 74292 m/sec, 5275517 t fired, .
Time elapsed: 189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/343 14/32 BART-PT-005-CTLFireability-07 2451564 m, 71140 m/sec, 6264417 t fired, .
Time elapsed: 194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/343 16/32 BART-PT-005-CTLFireability-07 2800678 m, 69822 m/sec, 7239091 t fired, .
Time elapsed: 199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/343 18/32 BART-PT-005-CTLFireability-07 3143419 m, 68548 m/sec, 8206851 t fired, .
Time elapsed: 204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/343 20/32 BART-PT-005-CTLFireability-07 3480115 m, 67339 m/sec, 9166193 t fired, .
Time elapsed: 209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/343 22/32 BART-PT-005-CTLFireability-07 3814070 m, 66791 m/sec, 10112388 t fired, .
Time elapsed: 214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/343 24/32 BART-PT-005-CTLFireability-07 4141831 m, 65552 m/sec, 11057492 t fired, .
Time elapsed: 219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 60/343 26/32 BART-PT-005-CTLFireability-07 4476602 m, 66954 m/sec, 12008987 t fired, .
Time elapsed: 224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 65/343 28/32 BART-PT-005-CTLFireability-07 4795230 m, 63725 m/sec, 12948127 t fired, .
Time elapsed: 229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 70/343 30/32 BART-PT-005-CTLFireability-07 5107549 m, 62463 m/sec, 13878958 t fired, .
Time elapsed: 234 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 75/343 31/32 BART-PT-005-CTLFireability-07 5418773 m, 62244 m/sec, 14803850 t fired, .
Time elapsed: 239 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for BART-PT-005-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 244 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 BART-PT-005-CTLFireability-04
lola: time limit : 372 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for BART-PT-005-CTLFireability-04
lola: result : false
lola: markings : 180
lola: fired transitions : 179
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 BART-PT-005-CTLFireability-03
lola: time limit : 419 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for BART-PT-005-CTLFireability-03
lola: result : true
lola: markings : 18
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 BART-PT-005-CTLFireability-00
lola: time limit : 479 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/479 4/32 BART-PT-005-CTLFireability-00 554330 m, 110866 m/sec, 1233642 t fired, .
Time elapsed: 249 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/479 6/32 BART-PT-005-CTLFireability-00 1012489 m, 91631 m/sec, 2382117 t fired, .
Time elapsed: 254 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/479 9/32 BART-PT-005-CTLFireability-00 1435086 m, 84519 m/sec, 3496302 t fired, .
Time elapsed: 259 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/479 11/32 BART-PT-005-CTLFireability-00 1834716 m, 79926 m/sec, 4564893 t fired, .
Time elapsed: 264 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/479 13/32 BART-PT-005-CTLFireability-00 2216766 m, 76410 m/sec, 5609867 t fired, .
Time elapsed: 269 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/479 15/32 BART-PT-005-CTLFireability-00 2586505 m, 73947 m/sec, 6637279 t fired, .
Time elapsed: 274 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/479 17/32 BART-PT-005-CTLFireability-00 2947362 m, 72171 m/sec, 7650387 t fired, .
Time elapsed: 279 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/479 19/32 BART-PT-005-CTLFireability-00 3303117 m, 71151 m/sec, 8658356 t fired, .
Time elapsed: 284 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/479 21/32 BART-PT-005-CTLFireability-00 3677755 m, 74927 m/sec, 9727396 t fired, .
Time elapsed: 289 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/479 24/32 BART-PT-005-CTLFireability-00 4064060 m, 77261 m/sec, 10836302 t fired, .
Time elapsed: 294 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/479 26/32 BART-PT-005-CTLFireability-00 4464300 m, 80048 m/sec, 11973931 t fired, .
Time elapsed: 299 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/479 28/32 BART-PT-005-CTLFireability-00 4848538 m, 76847 m/sec, 13109808 t fired, .
Time elapsed: 304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/479 30/32 BART-PT-005-CTLFireability-00 5230084 m, 76309 m/sec, 14235895 t fired, .
Time elapsed: 309 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/479 32/32 BART-PT-005-CTLFireability-00 5603009 m, 74585 m/sec, 15351604 t fired, .
Time elapsed: 314 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for BART-PT-005-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-14: EG 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 319 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 BART-PT-005-CTLFireability-14
lola: time limit : 546 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for BART-PT-005-CTLFireability-14
lola: result : true
lola: markings : 15
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 BART-PT-005-CTLFireability-01
lola: time limit : 656 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/656 4/32 BART-PT-005-CTLFireability-01 532090 m, 106418 m/sec, 1179362 t fired, .
Time elapsed: 324 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/656 6/32 BART-PT-005-CTLFireability-01 982640 m, 90110 m/sec, 2305418 t fired, .
Time elapsed: 329 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/656 9/32 BART-PT-005-CTLFireability-01 1410528 m, 85577 m/sec, 3433430 t fired, .
Time elapsed: 334 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/656 11/32 BART-PT-005-CTLFireability-01 1835106 m, 84915 m/sec, 4566198 t fired, .
Time elapsed: 339 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/656 13/32 BART-PT-005-CTLFireability-01 2233628 m, 79704 m/sec, 5657498 t fired, .
Time elapsed: 344 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/656 15/32 BART-PT-005-CTLFireability-01 2592059 m, 71686 m/sec, 6651769 t fired, .
Time elapsed: 349 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/656 17/32 BART-PT-005-CTLFireability-01 2979042 m, 77396 m/sec, 7742745 t fired, .
Time elapsed: 354 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/656 20/32 BART-PT-005-CTLFireability-01 3362805 m, 76752 m/sec, 8829812 t fired, .
Time elapsed: 359 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/656 22/32 BART-PT-005-CTLFireability-01 3701941 m, 67827 m/sec, 9795770 t fired, .
Time elapsed: 364 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/656 23/32 BART-PT-005-CTLFireability-01 4035899 m, 66791 m/sec, 10758030 t fired, .
Time elapsed: 369 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/656 25/32 BART-PT-005-CTLFireability-01 4372767 m, 67373 m/sec, 11710101 t fired, .
Time elapsed: 374 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/656 27/32 BART-PT-005-CTLFireability-01 4695571 m, 64560 m/sec, 12653572 t fired, .
Time elapsed: 379 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/656 29/32 BART-PT-005-CTLFireability-01 5010630 m, 63011 m/sec, 13588852 t fired, .
Time elapsed: 384 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/656 31/32 BART-PT-005-CTLFireability-01 5323888 m, 62651 m/sec, 14520974 t fired, .
Time elapsed: 389 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for BART-PT-005-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
BART-PT-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 394 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL) for 24 BART-PT-005-CTLFireability-08
lola: time limit : 801 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for BART-PT-005-CTLFireability-08
lola: result : true
lola: markings : 12
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 BART-PT-005-CTLFireability-10
lola: time limit : 1068 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/1068 4/32 BART-PT-005-CTLFireability-10 731846 m, 146369 m/sec, 1654707 t fired, .
Time elapsed: 399 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/1068 7/32 BART-PT-005-CTLFireability-10 1315552 m, 116741 m/sec, 3122996 t fired, .
Time elapsed: 404 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/1068 10/32 BART-PT-005-CTLFireability-10 1861514 m, 109192 m/sec, 4536248 t fired, .
Time elapsed: 409 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/1068 13/32 BART-PT-005-CTLFireability-10 2420650 m, 111827 m/sec, 6006160 t fired, .
Time elapsed: 414 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/1068 16/32 BART-PT-005-CTLFireability-10 2958257 m, 107521 m/sec, 7445941 t fired, .
Time elapsed: 419 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/1068 18/32 BART-PT-005-CTLFireability-10 3479196 m, 104187 m/sec, 8867651 t fired, .
Time elapsed: 424 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/1068 21/32 BART-PT-005-CTLFireability-10 3990184 m, 102197 m/sec, 10263888 t fired, .
Time elapsed: 429 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 40/1068 24/32 BART-PT-005-CTLFireability-10 4487037 m, 99370 m/sec, 11645916 t fired, .
Time elapsed: 434 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 45/1068 26/32 BART-PT-005-CTLFireability-10 4975703 m, 97733 m/sec, 13007050 t fired, .
Time elapsed: 439 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 50/1068 29/32 BART-PT-005-CTLFireability-10 5457222 m, 96303 m/sec, 14356690 t fired, .
Time elapsed: 444 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 55/1068 31/32 BART-PT-005-CTLFireability-10 5928925 m, 94340 m/sec, 15698581 t fired, .
Time elapsed: 449 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 39 (type EXCL) for BART-PT-005-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 454 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 BART-PT-005-CTLFireability-06
lola: time limit : 1573 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/1573 3/32 BART-PT-005-CTLFireability-06 460706 m, 92141 m/sec, 1463994 t fired, .
Time elapsed: 459 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/1573 5/32 BART-PT-005-CTLFireability-06 867262 m, 81311 m/sec, 2882514 t fired, .
Time elapsed: 464 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/1573 8/32 BART-PT-005-CTLFireability-06 1251850 m, 76917 m/sec, 4268720 t fired, .
Time elapsed: 469 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/1573 10/32 BART-PT-005-CTLFireability-06 1625942 m, 74818 m/sec, 5628365 t fired, .
Time elapsed: 474 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/1573 12/32 BART-PT-005-CTLFireability-06 1983467 m, 71505 m/sec, 6952842 t fired, .
Time elapsed: 479 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/1573 14/32 BART-PT-005-CTLFireability-06 2328000 m, 68906 m/sec, 8251941 t fired, .
Time elapsed: 484 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/1573 16/32 BART-PT-005-CTLFireability-06 2668543 m, 68108 m/sec, 9534018 t fired, .
Time elapsed: 489 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/1573 18/32 BART-PT-005-CTLFireability-06 3009519 m, 68195 m/sec, 10841000 t fired, .
Time elapsed: 494 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/1573 20/32 BART-PT-005-CTLFireability-06 3342546 m, 66605 m/sec, 12114377 t fired, .
Time elapsed: 499 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/1573 21/32 BART-PT-005-CTLFireability-06 3667073 m, 64905 m/sec, 13364127 t fired, .
Time elapsed: 504 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 55/1573 23/32 BART-PT-005-CTLFireability-06 3987625 m, 64110 m/sec, 14605903 t fired, .
Time elapsed: 509 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 60/1573 25/32 BART-PT-005-CTLFireability-06 4311161 m, 64707 m/sec, 15848781 t fired, .
Time elapsed: 514 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 65/1573 27/32 BART-PT-005-CTLFireability-06 4627285 m, 63224 m/sec, 17079700 t fired, .
Time elapsed: 519 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 70/1573 29/32 BART-PT-005-CTLFireability-06 4937593 m, 62061 m/sec, 18306472 t fired, .
Time elapsed: 524 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 75/1573 30/32 BART-PT-005-CTLFireability-06 5253158 m, 63113 m/sec, 19561562 t fired, .
Time elapsed: 529 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 80/1573 32/32 BART-PT-005-CTLFireability-06 5561585 m, 61685 m/sec, 20789639 t fired, .
Time elapsed: 534 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for BART-PT-005-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 539 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 BART-PT-005-CTLFireability-02
lola: time limit : 3061 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/3061 3/32 BART-PT-005-CTLFireability-02 433007 m, 86601 m/sec, 1369640 t fired, .
Time elapsed: 544 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/3061 5/32 BART-PT-005-CTLFireability-02 815190 m, 76436 m/sec, 2700732 t fired, .
Time elapsed: 549 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/3061 7/32 BART-PT-005-CTLFireability-02 1165018 m, 69965 m/sec, 3951931 t fired, .
Time elapsed: 554 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/3061 9/32 BART-PT-005-CTLFireability-02 1487640 m, 64524 m/sec, 5120480 t fired, .
Time elapsed: 559 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/3061 11/32 BART-PT-005-CTLFireability-02 1794171 m, 61306 m/sec, 6248066 t fired, .
Time elapsed: 564 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/3061 12/32 BART-PT-005-CTLFireability-02 2101818 m, 61529 m/sec, 7394158 t fired, .
Time elapsed: 569 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/3061 14/32 BART-PT-005-CTLFireability-02 2403139 m, 60264 m/sec, 8534200 t fired, .
Time elapsed: 574 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/3061 16/32 BART-PT-005-CTLFireability-02 2704876 m, 60347 m/sec, 9672810 t fired, .
Time elapsed: 579 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/3061 18/32 BART-PT-005-CTLFireability-02 2995772 m, 58179 m/sec, 10786871 t fired, .
Time elapsed: 584 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/3061 19/32 BART-PT-005-CTLFireability-02 3284901 m, 57825 m/sec, 11892660 t fired, .
Time elapsed: 589 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/3061 21/32 BART-PT-005-CTLFireability-02 3572304 m, 57480 m/sec, 13005490 t fired, .
Time elapsed: 594 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/3061 22/32 BART-PT-005-CTLFireability-02 3858790 m, 57297 m/sec, 14099849 t fired, .
Time elapsed: 599 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/3061 24/32 BART-PT-005-CTLFireability-02 4142514 m, 56744 m/sec, 15202115 t fired, .
Time elapsed: 604 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/3061 26/32 BART-PT-005-CTLFireability-02 4429639 m, 57425 m/sec, 16301739 t fired, .
Time elapsed: 609 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/3061 27/32 BART-PT-005-CTLFireability-02 4706573 m, 55386 m/sec, 17393132 t fired, .
Time elapsed: 614 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/3061 29/32 BART-PT-005-CTLFireability-02 4978352 m, 54355 m/sec, 18470004 t fired, .
Time elapsed: 619 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/3061 30/32 BART-PT-005-CTLFireability-02 5251053 m, 54540 m/sec, 19553114 t fired, .
Time elapsed: 624 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/3061 32/32 BART-PT-005-CTLFireability-02 5531008 m, 55991 m/sec, 20669507 t fired, .
Time elapsed: 629 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for BART-PT-005-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-01: AFAG 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
BART-PT-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 634 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-005-CTLFireability-00: CTL unknown AGGR
BART-PT-005-CTLFireability-01: AFAG unknown AGGR
BART-PT-005-CTLFireability-02: CTL unknown AGGR
BART-PT-005-CTLFireability-03: CTL true CTL model checker
BART-PT-005-CTLFireability-04: CTL false CTL model checker
BART-PT-005-CTLFireability-05: CTL false CTL model checker
BART-PT-005-CTLFireability-06: CTL unknown AGGR
BART-PT-005-CTLFireability-07: CTL unknown AGGR
BART-PT-005-CTLFireability-08: DISJ false DISJ
BART-PT-005-CTLFireability-09: CTL false CTL model checker
BART-PT-005-CTLFireability-10: CTL unknown AGGR
BART-PT-005-CTLFireability-11: AFAG false CTL model checker
BART-PT-005-CTLFireability-12: CTL true CTL model checker
BART-PT-005-CTLFireability-13: CTL true CTL model checker
BART-PT-005-CTLFireability-14: EG true state space / EG
BART-PT-005-CTLFireability-15: CTL unknown AGGR
Time elapsed: 634 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-005"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is BART-PT-005, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037986300604"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-005.tgz
mv BART-PT-005 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;