Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r004-tall-162037986200574.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is BART-COL-040, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037986200574
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 532K
-rw-r--r-- 1 mcc users 12K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 98K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.0K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 67K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Mar 28 15:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Mar 28 15:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 28 15:46 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 15:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.1K Mar 23 02:28 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 23 02:28 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 22 10:46 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 22 10:46 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 4 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 207K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-040-ReachabilityCardinality-00
FORMULA_NAME BART-COL-040-ReachabilityCardinality-01
FORMULA_NAME BART-COL-040-ReachabilityCardinality-02
FORMULA_NAME BART-COL-040-ReachabilityCardinality-03
FORMULA_NAME BART-COL-040-ReachabilityCardinality-04
FORMULA_NAME BART-COL-040-ReachabilityCardinality-05
FORMULA_NAME BART-COL-040-ReachabilityCardinality-06
FORMULA_NAME BART-COL-040-ReachabilityCardinality-07
FORMULA_NAME BART-COL-040-ReachabilityCardinality-08
FORMULA_NAME BART-COL-040-ReachabilityCardinality-09
FORMULA_NAME BART-COL-040-ReachabilityCardinality-10
FORMULA_NAME BART-COL-040-ReachabilityCardinality-11
FORMULA_NAME BART-COL-040-ReachabilityCardinality-12
FORMULA_NAME BART-COL-040-ReachabilityCardinality-13
FORMULA_NAME BART-COL-040-ReachabilityCardinality-14
FORMULA_NAME BART-COL-040-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1620458456115

starting LoLA
BK_INPUT BART-COL-040
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA BART-COL-040-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-040-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-040-ReachabilityCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-040-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-040-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620458511050

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH INITIAL
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 20 (type SKEL/CNST) for 18 BART-COL-040-ReachabilityCardinality-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 20 (type SKEL/CNST) for BART-COL-040-ReachabilityCardinality-06
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 49 (type SKEL/FNDP) for 12 BART-COL-040-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SKEL/EQUN) for 12 BART-COL-040-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SKEL/SRCH) for 12 BART-COL-040-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type SKEL/SRCH) for 12 BART-COL-040-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH INITIAL
lola: LAUNCH task # 44 (type SKEL/CNST) for 42 BART-COL-040-ReachabilityCardinality-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 52 (type SKEL/SRCH) for BART-COL-040-ReachabilityCardinality-04
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 53 (type SKEL/SRCH) for BART-COL-040-ReachabilityCardinality-04
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 44 (type SKEL/CNST) for BART-COL-040-ReachabilityCardinality-14
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 49 (type FNDP) for BART-COL-040-ReachabilityCardinality-04 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 50 (type EQUN) for BART-COL-040-ReachabilityCardinality-04 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 59 (type SKEL/FNDP) for 9 BART-COL-040-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type SKEL/EQUN) for 9 BART-COL-040-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 64 (type SKEL/SRCH) for 9 BART-COL-040-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/SRCH) for 9 BART-COL-040-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 59 (type SKEL/FNDP) for BART-COL-040-ReachabilityCardinality-03
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 62 (type EQUN) for BART-COL-040-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 64 (type SRCH) for BART-COL-040-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 65 (type SRCH) for BART-COL-040-ReachabilityCardinality-03 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 70 (type SKEL/FNDP) for 21 BART-COL-040-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SKEL/EQUN) for 21 BART-COL-040-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 73 (type SKEL/SRCH) for 21 BART-COL-040-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SKEL/SRCH) for 21 BART-COL-040-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: TR BINDINGS
lola: FINISHED task # 73 (type SKEL/SRCH) for BART-COL-040-ReachabilityCardinality-07
lola: result : false
lola: sara: error: : 7 : error : markings : 1syntax error, unexpected $end, expecting KEY_TRANSITION
lola:
sara: error while reading Petri net from file -- aborting [#04]
time used : 0.000000sara:
see manual for a documentation of this errorlola:
sara: last error message: No such file or directory
memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 70 (type FNDP) for BART-COL-040-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 71 (type EQUN) for BART-COL-040-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 74 (type SRCH) for BART-COL-040-ReachabilityCardinality-07 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 80 (type SKEL/FNDP) for 24 BART-COL-040-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 86 (type SKEL/EQUN) for 24 BART-COL-040-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type SKEL/SRCH) for 24 BART-COL-040-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SKEL/SRCH) for 24 BART-COL-040-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 62 (type SKEL/EQUN) for BART-COL-040-ReachabilityCardinality-03
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-71.sara.
sara: error: :7: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: FINISHED task # 74 (type SKEL/SRCH) for BART-COL-040-ReachabilityCardinality-07
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 50 (type SKEL/EQUN) for BART-COL-040-ReachabilityCardinality-04
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-86.sara.
lola: FINISHED task # 88 (type SKEL/SRCH) for BART-COL-040-ReachabilityCardinality-08
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
sara: place or transition ordering is non-deterministic
lola: CANCELED task # 80 (type FNDP) for BART-COL-040-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 86 (type EQUN) for BART-COL-040-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 89 (type SRCH) for BART-COL-040-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 56 (type SKEL/FNDP) for 30 BART-COL-040-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/FNDP) for 0 BART-COL-040-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SKEL/EQUN) for 30 BART-COL-040-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type SKEL/EQUN) for 0 BART-COL-040-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 89 (type SKEL/SRCH) for BART-COL-040-ReachabilityCardinality-08
lola: result : false
lola: markings : 41
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1

lola: FINISHED task # 71 (type SKEL/EQUN) for BART-COL-040-ReachabilityCardinality-07
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 80 (type SKEL/FNDP) for BART-COL-040-ReachabilityCardinality-08
lola: result : unknown
lola: fired transitions : 4796
lola: tried executions : 4797
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-67.sara.

lola: FINISHED task # 86 (type SKEL/EQUN) for BART-COL-040-ReachabilityCardinality-08
lola: result : false
lola: FINISHED task # 67 (type SKEL/EQUN) for BART-COL-040-ReachabilityCardinality-10
lola: result : true
lola: FINISHED task # 56 (type SKEL/FNDP) for BART-COL-040-ReachabilityCardinality-10
lola: result : true
lola: fired transitions : 34
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 83 (type SKEL/FNDP) for 15 BART-COL-040-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 91 (type SKEL/FNDP) for 45 BART-COL-040-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-84.sara.
sara: error: :9: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: TR BINDINGS DONE
lola: Places: 20213, Transitions: 12920
lola: FINISHED task # 84 (type SKEL/EQUN) for BART-COL-040-ReachabilityCardinality-00
lola: result : unknown
lola: LAUNCH task # 92 (type SKEL/FNDP) for 27 BART-COL-040-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: @ trans TooEarly
lola: @ trans MissStation
lola: @ trans TrainStop
lola: @ trans TrainStable
lola: @ trans TrainDecc
lola: @ trans TrainAcc
lola: @ trans AtStation
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-ReachabilityCardinality-04: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-06: INITIAL true skeleton: preprocessing
BART-COL-040-ReachabilityCardinality-07: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-14: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-ReachabilityCardinality-00: EF 0 3 1 0 1 0 0 0
BART-COL-040-ReachabilityCardinality-01: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-02: EF 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-03: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-05: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-09: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-11: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-12: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-13: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-15: EF 0 4 1 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF FNDP 5/327 0/5 BART-COL-040-ReachabilityCardinality-00 7763167 t fired, 7763168 attempts, .
83 EF FNDP 5/327 0/5 BART-COL-040-ReachabilityCardinality-05 7935216 t fired, 7935217 attempts, .
91 EF FNDP 5/327 0/5 BART-COL-040-ReachabilityCardinality-15 7077820 t fired, 7077821 attempts, .
92 EF FNDP 5/327 0/5 BART-COL-040-ReachabilityCardinality-09 7284071 t fired, 7284072 attempts, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-ReachabilityCardinality-04: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-06: INITIAL true skeleton: preprocessing
BART-COL-040-ReachabilityCardinality-07: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-14: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-ReachabilityCardinality-00: EF 0 3 1 0 1 0 0 0
BART-COL-040-ReachabilityCardinality-01: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-02: EF 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-03: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-05: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-09: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-11: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-12: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-13: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-15: EF 0 4 1 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF FNDP 10/322 0/5 BART-COL-040-ReachabilityCardinality-00 16515799 t fired, 16515800 attempts, .
83 EF FNDP 10/322 0/5 BART-COL-040-ReachabilityCardinality-05 16743782 t fired, 16743783 attempts, .
91 EF FNDP 10/322 0/5 BART-COL-040-ReachabilityCardinality-15 15049732 t fired, 15049734 attempts, .
92 EF FNDP 10/322 0/5 BART-COL-040-ReachabilityCardinality-09 15130207 t fired, 15130208 attempts, .

Time elapsed: 10 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-ReachabilityCardinality-04: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-06: INITIAL true skeleton: preprocessing
BART-COL-040-ReachabilityCardinality-07: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-14: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-ReachabilityCardinality-00: EF 0 3 1 0 1 0 0 0
BART-COL-040-ReachabilityCardinality-01: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-02: EF 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-03: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-05: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-09: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-11: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-12: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-13: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-15: EF 0 4 1 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF FNDP 15/317 0/5 BART-COL-040-ReachabilityCardinality-00 24062671 t fired, 24062672 attempts, .
83 EF FNDP 15/317 0/5 BART-COL-040-ReachabilityCardinality-05 24373856 t fired, 24373857 attempts, .
91 EF FNDP 15/317 0/5 BART-COL-040-ReachabilityCardinality-15 21654958 t fired, 21654959 attempts, .
92 EF FNDP 15/317 0/5 BART-COL-040-ReachabilityCardinality-09 21770585 t fired, 21770586 attempts, .

Time elapsed: 15 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-ReachabilityCardinality-04: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-06: INITIAL true skeleton: preprocessing
BART-COL-040-ReachabilityCardinality-07: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-14: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-ReachabilityCardinality-00: EF 0 3 1 0 1 0 0 0
BART-COL-040-ReachabilityCardinality-01: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-02: EF 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-03: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-05: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-09: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-11: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-12: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-13: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-15: EF 0 4 1 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF FNDP 20/312 0/5 BART-COL-040-ReachabilityCardinality-00 30760649 t fired, 30760650 attempts, .
83 EF FNDP 20/312 0/5 BART-COL-040-ReachabilityCardinality-05 31204440 t fired, 31204441 attempts, .
91 EF FNDP 20/312 0/5 BART-COL-040-ReachabilityCardinality-15 27218728 t fired, 27218729 attempts, .
92 EF FNDP 20/312 0/5 BART-COL-040-ReachabilityCardinality-09 27433043 t fired, 27433044 attempts, .

Time elapsed: 20 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-ReachabilityCardinality-04: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-06: INITIAL true skeleton: preprocessing
BART-COL-040-ReachabilityCardinality-07: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-14: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-ReachabilityCardinality-00: EF 0 3 1 0 1 0 0 0
BART-COL-040-ReachabilityCardinality-01: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-02: EF 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-03: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-05: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-09: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-11: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-12: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-13: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-15: EF 0 4 1 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF FNDP 25/307 0/5 BART-COL-040-ReachabilityCardinality-00 37392707 t fired, 37392708 attempts, .
83 EF FNDP 25/307 0/5 BART-COL-040-ReachabilityCardinality-05 38102098 t fired, 38102099 attempts, .
91 EF FNDP 25/307 0/5 BART-COL-040-ReachabilityCardinality-15 32773796 t fired, 32773797 attempts, .
92 EF FNDP 25/307 0/5 BART-COL-040-ReachabilityCardinality-09 33092175 t fired, 33092176 attempts, .

Time elapsed: 25 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-ReachabilityCardinality-04: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-06: INITIAL true skeleton: preprocessing
BART-COL-040-ReachabilityCardinality-07: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-14: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-ReachabilityCardinality-00: EF 0 3 1 0 1 0 0 0
BART-COL-040-ReachabilityCardinality-01: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-02: EF 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-03: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-05: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-09: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-11: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-12: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-13: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-15: EF 0 4 1 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF FNDP 30/302 0/5 BART-COL-040-ReachabilityCardinality-00 44532795 t fired, 44532796 attempts, .
83 EF FNDP 30/302 0/5 BART-COL-040-ReachabilityCardinality-05 45410380 t fired, 45410381 attempts, .
91 EF FNDP 30/302 0/5 BART-COL-040-ReachabilityCardinality-15 38844190 t fired, 38844191 attempts, .
92 EF FNDP 30/302 0/5 BART-COL-040-ReachabilityCardinality-09 39402441 t fired, 39402442 attempts, .

Time elapsed: 30 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-ReachabilityCardinality-04: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-06: INITIAL true skeleton: preprocessing
BART-COL-040-ReachabilityCardinality-07: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-14: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-ReachabilityCardinality-00: EF 0 3 1 0 1 0 0 0
BART-COL-040-ReachabilityCardinality-01: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-02: EF 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-03: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-05: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-09: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-11: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-12: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-13: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-15: EF 0 4 1 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF FNDP 35/297 0/5 BART-COL-040-ReachabilityCardinality-00 52976179 t fired, 52976180 attempts, .
83 EF FNDP 35/297 0/5 BART-COL-040-ReachabilityCardinality-05 54057796 t fired, 54057797 attempts, .
91 EF FNDP 35/297 0/5 BART-COL-040-ReachabilityCardinality-15 46348950 t fired, 46348951 attempts, .
92 EF FNDP 35/297 0/5 BART-COL-040-ReachabilityCardinality-09 47242433 t fired, 47242434 attempts, .

Time elapsed: 35 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-ReachabilityCardinality-04: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-06: INITIAL true skeleton: preprocessing
BART-COL-040-ReachabilityCardinality-07: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-14: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-ReachabilityCardinality-00: EF 0 3 1 0 1 0 0 0
BART-COL-040-ReachabilityCardinality-01: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-02: EF 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-03: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-05: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-09: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-11: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-12: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-13: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-15: EF 0 4 1 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF FNDP 40/292 0/5 BART-COL-040-ReachabilityCardinality-00 61363499 t fired, 61363500 attempts, .
83 EF FNDP 40/292 0/5 BART-COL-040-ReachabilityCardinality-05 62655162 t fired, 62655163 attempts, .
91 EF FNDP 40/292 0/5 BART-COL-040-ReachabilityCardinality-15 53785616 t fired, 53785617 attempts, .
92 EF FNDP 40/292 0/5 BART-COL-040-ReachabilityCardinality-09 54992569 t fired, 54992570 attempts, .

Time elapsed: 40 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-ReachabilityCardinality-04: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-06: INITIAL true skeleton: preprocessing
BART-COL-040-ReachabilityCardinality-07: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-14: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-ReachabilityCardinality-00: EF 0 3 1 0 1 0 0 0
BART-COL-040-ReachabilityCardinality-01: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-02: EF 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-03: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-05: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-09: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-11: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-12: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-13: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-15: EF 0 4 1 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF FNDP 45/287 0/5 BART-COL-040-ReachabilityCardinality-00 69851683 t fired, 69851684 attempts, .
83 EF FNDP 45/287 0/5 BART-COL-040-ReachabilityCardinality-05 71331250 t fired, 71331251 attempts, .
91 EF FNDP 45/287 0/5 BART-COL-040-ReachabilityCardinality-15 61342600 t fired, 61342601 attempts, .
92 EF FNDP 45/287 0/5 BART-COL-040-ReachabilityCardinality-09 62840113 t fired, 62840114 attempts, .

Time elapsed: 45 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-040-ReachabilityCardinality-04: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-06: INITIAL true skeleton: preprocessing
BART-COL-040-ReachabilityCardinality-07: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-08: EF false skeleton: tandem / insertion
BART-COL-040-ReachabilityCardinality-14: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-040-ReachabilityCardinality-00: EF 0 3 1 0 1 0 0 0
BART-COL-040-ReachabilityCardinality-01: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-02: EF 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-03: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-05: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-09: EF 0 4 1 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-10: EF 0 0 0 0 2 0 0 3
BART-COL-040-ReachabilityCardinality-11: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-12: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-13: AG 0 5 0 0 0 0 0 0
BART-COL-040-ReachabilityCardinality-15: EF 0 4 1 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EF FNDP 50/282 0/5 BART-COL-040-ReachabilityCardinality-00 78478875 t fired, 78478876 attempts, .
83 EF FNDP 50/282 0/5 BART-COL-040-ReachabilityCardinality-05 79998762 t fired, 79998763 attempts, .
91 EF FNDP 50/282 0/5 BART-COL-040-ReachabilityCardinality-15 69086080 t fired, 69086081 attempts, .
92 EF FNDP 50/282 0/5 BART-COL-040-ReachabilityCardinality-09 70707243 t fired, 70707244 attempts, .

Time elapsed: 50 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 412 Killed lola --conf=$BIN_DIR/configfiles/reachabilitycardinalityconf --formula=$DIR/ReachabilityCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-040"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is BART-COL-040, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037986200574"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-040.tgz
mv BART-COL-040 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;