fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r004-tall-162037986200548
Last Updated
Jun 28, 2021

About the Execution of LoLA for BART-COL-010

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
3971.140 216709.00 220452.00 506.90 FTFTTFFTFTFFTTTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r004-tall-162037986200548.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is BART-COL-010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037986200548
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 492K
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.1K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Mar 28 15:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Mar 28 15:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 28 15:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 15:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Mar 23 02:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K Mar 23 02:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 22 10:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 13K Mar 22 10:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 4 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 189K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-010-CTLFireability-00
FORMULA_NAME BART-COL-010-CTLFireability-01
FORMULA_NAME BART-COL-010-CTLFireability-02
FORMULA_NAME BART-COL-010-CTLFireability-03
FORMULA_NAME BART-COL-010-CTLFireability-04
FORMULA_NAME BART-COL-010-CTLFireability-05
FORMULA_NAME BART-COL-010-CTLFireability-06
FORMULA_NAME BART-COL-010-CTLFireability-07
FORMULA_NAME BART-COL-010-CTLFireability-08
FORMULA_NAME BART-COL-010-CTLFireability-09
FORMULA_NAME BART-COL-010-CTLFireability-10
FORMULA_NAME BART-COL-010-CTLFireability-11
FORMULA_NAME BART-COL-010-CTLFireability-12
FORMULA_NAME BART-COL-010-CTLFireability-13
FORMULA_NAME BART-COL-010-CTLFireability-14
FORMULA_NAME BART-COL-010-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620732271050

starting LoLA
BK_INPUT BART-COL-010
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA BART-COL-010-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BART-COL-010-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620732487759

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: TR BINDINGS
lola: LAUNCH INITIAL
lola: LAUNCH task # 8 (type SKEL/CNST) for 6 BART-COL-010-CTLFireability-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 20 (type SKEL/CNST) for 18 BART-COL-010-CTLFireability-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 32 (type SKEL/CNST) for 30 BART-COL-010-CTLFireability-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 44 (type SKEL/CNST) for 42 BART-COL-010-CTLFireability-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 5 (type SKEL/CNST) for 3 BART-COL-010-CTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 17 (type SKEL/CNST) for 15 BART-COL-010-CTLFireability-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 38 (type SKEL/CNST) for 36 BART-COL-010-CTLFireability-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 14 (type SKEL/CNST) for 12 BART-COL-010-CTLFireability-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 26 (type SKEL/CNST) for 24 BART-COL-010-CTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 44 (type SKEL/CNST) for BART-COL-010-CTLFireability-14
lola: result : true
lola: FINISHED task # 38 (type SKEL/CNST) for BART-COL-010-CTLFireability-12
lola: result : true
lola: FINISHED task # 8 (type SKEL/CNST) for BART-COL-010-CTLFireability-02
lola: result : false
lola: FINISHED task # 17 (type SKEL/CNST) for BART-COL-010-CTLFireability-05
lola: result : false
lola: FINISHED task # 32 (type SKEL/CNST) for BART-COL-010-CTLFireability-10
lola: result : false
lola: FINISHED task # 20 (type SKEL/CNST) for BART-COL-010-CTLFireability-06
lola: result : false
lola: FINISHED task # 14 (type SKEL/CNST) for BART-COL-010-CTLFireability-04
lola: result : true
lola: FINISHED task # 26 (type SKEL/CNST) for BART-COL-010-CTLFireability-08
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 23 (type SKEL/CNST) for 21 BART-COL-010-CTLFireability-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 23 (type SKEL/CNST) for BART-COL-010-CTLFireability-07
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 35 (type SKEL/CNST) for 33 BART-COL-010-CTLFireability-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 47 (type SKEL/CNST) for 45 BART-COL-010-CTLFireability-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 47 (type SKEL/CNST) for BART-COL-010-CTLFireability-15
lola: result : false
lola: FINISHED task # 35 (type SKEL/CNST) for BART-COL-010-CTLFireability-11
lola: result : false
lola: FINISHED task # 5 (type SKEL/CNST) for BART-COL-010-CTLFireability-01
lola: result : true
lola: TR BINDINGS DONE
lola: Places: 12833, Transitions: 3230
lola: @ trans TooEarly
lola: @ trans MissStation
lola: @ trans TrainStop
lola: @ trans TrainStable
lola: @ trans TrainDecc
lola: @ trans TrainAcc
lola: @ trans AtStation
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 5 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 10 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 15 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 70 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 80 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 130 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 160 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 165 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 180 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 190 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 195 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 205 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 210 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-010-CTLFireability-00: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-03: INITIAL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
BART-COL-010-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 215 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 BART-COL-010-CTLFireability-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 1 (type CNST) for BART-COL-010-CTLFireability-00
lola: result : false
lola: Rule S: 1210 transitions removed,11241 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 9 BART-COL-010-CTLFireability-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 10 (type CNST) for BART-COL-010-CTLFireability-03
lola: result : true
lola: LAUNCH task # 28 (type EXCL) for 27 BART-COL-010-CTLFireability-09
lola: time limit : 1692 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for BART-COL-010-CTLFireability-09
lola: result : true
lola: markings : 86
lola: fired transitions : 86
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 40 (type EXCL) for 39 BART-COL-010-CTLFireability-13
lola: time limit : 3384 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for BART-COL-010-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-010-CTLFireability-00: INITIAL false preprocessing
BART-COL-010-CTLFireability-01: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-02: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-03: INITIAL true preprocessing
BART-COL-010-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-05: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-06: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-07: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-09: CTL true CTL model checker
BART-COL-010-CTLFireability-10: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-11: INITIAL false skeleton: preprocessing
BART-COL-010-CTLFireability-12: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-13: CTL true CTL model checker
BART-COL-010-CTLFireability-14: INITIAL true skeleton: preprocessing
BART-COL-010-CTLFireability-15: INITIAL false skeleton: preprocessing


Time elapsed: 216 secs. Pages in use: 1

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is BART-COL-010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037986200548"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-010.tgz
mv BART-COL-010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;