fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r004-tall-162037986000436
Last Updated
Jun 28, 2021

About the Execution of LoLA for AutoFlight-PT-05a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1313.907 128309.00 122829.00 277.30 FFFT?TFFFFTFT?TF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r004-tall-162037986000436.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is AutoFlight-PT-05a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037986000436
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 448K
-rw-r--r-- 1 mcc users 16K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 155K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.2K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 91K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Mar 28 15:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 15:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Mar 28 15:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 15:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 23 01:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 22K Mar 23 01:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 22 10:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 22 10:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 09:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 4 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 36K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-00
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-01
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-02
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-03
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-04
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-05
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-06
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-07
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-08
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-09
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-10
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-11
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-12
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-13
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-14
FORMULA_NAME AutoFlight-PT-05a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620728659021

starting LoLA
BK_INPUT AutoFlight-PT-05a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA AutoFlight-PT-05a-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutoFlight-PT-05a-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutoFlight-PT-05a-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutoFlight-PT-05a-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutoFlight-PT-05a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutoFlight-PT-05a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutoFlight-PT-05a-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutoFlight-PT-05a-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutoFlight-PT-05a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutoFlight-PT-05a-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutoFlight-PT-05a-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutoFlight-PT-05a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutoFlight-PT-05a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutoFlight-PT-05a-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620728787330

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 1 (type EXCL) for 0 AutoFlight-PT-05a-CTLFireability-00
lola: time limit : 97 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for AutoFlight-PT-05a-CTLFireability-00
lola: result : false
lola: markings : 1382
lola: fired transitions : 7375
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 4 (type EXCL) for 3 AutoFlight-PT-05a-CTLFireability-01
lola: time limit : 105 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 77 (type FNDP) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type EQUN) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 80 (type SRCH) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 4 (type EXCL) for AutoFlight-PT-05a-CTLFireability-01
lola: result : false
lola: markings : 204
lola: fired transitions : 1541
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 79 (type EXCL) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 109 sec
lola: memory limit: 32 pages
lola: FINISHED task # 79 (type EXCL) for AutoFlight-PT-05a-CTLFireability-10
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 77 (type FNDP) for AutoFlight-PT-05a-CTLFireability-10 (obsolete)
lola: CANCELED task # 78 (type EQUN) for AutoFlight-PT-05a-CTLFireability-10 (obsolete)
lola: CANCELED task # 80 (type SRCH) for AutoFlight-PT-05a-CTLFireability-10 (obsolete)
lola: FINISHED task # 77 (type FNDP) for AutoFlight-PT-05a-CTLFireability-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 71 (type EXCL) for 70 AutoFlight-PT-05a-CTLFireability-14
lola: time limit : 112 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 81 (type FNDP) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 84 (type SRCH) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type SRCH) for AutoFlight-PT-05a-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 71 (type EXCL) for AutoFlight-PT-05a-CTLFireability-14
lola: result : true
lola: markings : 21
lola: fired transitions : 20
lola: time used : 0.000000
lola: memory pages used : 1
lola: sara: try reading problem file /home/mcc/execution/CTLFireability-78.sara.LAUNCH task # 83 (type EXCL) for 30 AutoFlight-PT-05a-CTLFireability-10

lola: time limit : 120 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 81 (type FNDP) for AutoFlight-PT-05a-CTLFireability-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 82 (type EQUN) for AutoFlight-PT-05a-CTLFireability-10 (obsolete)
lola: CANCELED task # 83 (type EXCL) for AutoFlight-PT-05a-CTLFireability-10 (obsolete)
lola: CANCELED task # 84 (type SRCH) for AutoFlight-PT-05a-CTLFireability-10 (obsolete)
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 84 (type SRCH) for AutoFlight-PT-05a-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 83 (type EXCL) for AutoFlight-PT-05a-CTLFireability-10
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.

lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/CTLFireability-82.sara.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811

lola: FINISHED task # 78 (type EQUN) for AutoFlight-PT-05a-CTLFireability-10
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 59 (type EXCL) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 59 (type EXCL) for AutoFlight-PT-05a-CTLFireability-10
lola: result : false
lola: markings : 42
lola: fired transitions : 60
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 82 (type EQUN) for AutoFlight-PT-05a-CTLFireability-10
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 28 (type EXCL) for 27 AutoFlight-PT-05a-CTLFireability-09
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 28 (type EXCL) for AutoFlight-PT-05a-CTLFireability-09
lola: result : false
lola: markings : 164
lola: fired transitions : 1230
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 68 (type EXCL) for 67 AutoFlight-PT-05a-CTLFireability-13
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:664
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 88 (type FNDP) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type EQUN) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 91 (type SRCH) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 91 (type SRCH) for AutoFlight-PT-05a-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 88 (type FNDP) for AutoFlight-PT-05a-CTLFireability-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 89 (type EQUN) for AutoFlight-PT-05a-CTLFireability-10 (obsolete)
lola: FINISHED task # 89 (type EQUN) for AutoFlight-PT-05a-CTLFireability-10
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 3 0 0 20 0 0 2
AutoFlight-PT-05a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 5/257 4/32 AutoFlight-PT-05a-CTLFireability-13 803998 m, 160799 m/sec, 6292386 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 3 0 0 20 0 0 2
AutoFlight-PT-05a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 10/257 7/32 AutoFlight-PT-05a-CTLFireability-13 1542425 m, 147685 m/sec, 12415956 t fired, .

Time elapsed: 10 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 3 0 0 20 0 0 2
AutoFlight-PT-05a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 15/257 10/32 AutoFlight-PT-05a-CTLFireability-13 2224432 m, 136401 m/sec, 18308976 t fired, .

Time elapsed: 15 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 3 0 0 20 0 0 2
AutoFlight-PT-05a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 20/257 13/32 AutoFlight-PT-05a-CTLFireability-13 2871367 m, 129387 m/sec, 24124576 t fired, .

Time elapsed: 20 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 3 0 0 20 0 0 2
AutoFlight-PT-05a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 25/257 15/32 AutoFlight-PT-05a-CTLFireability-13 3490805 m, 123887 m/sec, 29945058 t fired, .

Time elapsed: 25 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 3 0 0 20 0 0 2
AutoFlight-PT-05a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 30/257 18/32 AutoFlight-PT-05a-CTLFireability-13 4100177 m, 121874 m/sec, 35713307 t fired, .

Time elapsed: 30 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 3 0 0 20 0 0 2
AutoFlight-PT-05a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 35/257 20/32 AutoFlight-PT-05a-CTLFireability-13 4692730 m, 118510 m/sec, 41446817 t fired, .

Time elapsed: 35 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 3 0 0 20 0 0 2
AutoFlight-PT-05a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 40/257 23/32 AutoFlight-PT-05a-CTLFireability-13 5269264 m, 115306 m/sec, 47140213 t fired, .

Time elapsed: 40 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 3 0 0 20 0 0 2
AutoFlight-PT-05a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 45/257 25/32 AutoFlight-PT-05a-CTLFireability-13 5842513 m, 114649 m/sec, 52888725 t fired, .

Time elapsed: 45 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 3 0 0 20 0 0 2
AutoFlight-PT-05a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 50/257 27/32 AutoFlight-PT-05a-CTLFireability-13 6411193 m, 113736 m/sec, 58531914 t fired, .

Time elapsed: 50 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 3 0 0 20 0 0 2
AutoFlight-PT-05a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 55/257 30/32 AutoFlight-PT-05a-CTLFireability-13 6969055 m, 111572 m/sec, 64181369 t fired, .

Time elapsed: 55 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 3 0 0 20 0 0 2
AutoFlight-PT-05a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 60/257 32/32 AutoFlight-PT-05a-CTLFireability-13 7520189 m, 110226 m/sec, 69827088 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 68 (type EXCL) for AutoFlight-PT-05a-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 3 0 0 20 0 0 2
AutoFlight-PT-05a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
AutoFlight-PT-05a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 74 (type EXCL) for 73 AutoFlight-PT-05a-CTLFireability-15
lola: time limit : 271 sec
lola: memory limit: 32 pages
lola: FINISHED task # 74 (type EXCL) for AutoFlight-PT-05a-CTLFireability-15
lola: result : false
lola: markings : 99
lola: fired transitions : 210
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 61 AutoFlight-PT-05a-CTLFireability-11
lola: time limit : 294 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for AutoFlight-PT-05a-CTLFireability-11
lola: result : false
lola: markings : 2424
lola: fired transitions : 24180
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for AutoFlight-PT-05a-CTLFireability-10
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 AutoFlight-PT-05a-CTLFireability-08
lola: time limit : 353 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for AutoFlight-PT-05a-CTLFireability-08
lola: result : false
lola: markings : 1222
lola: fired transitions : 7910
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 AutoFlight-PT-05a-CTLFireability-07
lola: time limit : 392 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for AutoFlight-PT-05a-CTLFireability-07
lola: result : false
lola: markings : 3095
lola: fired transitions : 10536
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 AutoFlight-PT-05a-CTLFireability-05
lola: time limit : 441 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for AutoFlight-PT-05a-CTLFireability-05
lola: result : true
lola: markings : 30
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 AutoFlight-PT-05a-CTLFireability-04
lola: time limit : 505 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-05: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-07: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-08: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-11: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 2 0 0 21 0 0 2
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/505 4/32 AutoFlight-PT-05a-CTLFireability-04 882568 m, 176513 m/sec, 6361944 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-05: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-07: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-08: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-11: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 2 0 0 21 0 0 2
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/505 9/32 AutoFlight-PT-05a-CTLFireability-04 1873679 m, 198222 m/sec, 13079039 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-05: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-07: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-08: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-11: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 2 0 0 21 0 0 2
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/505 12/32 AutoFlight-PT-05a-CTLFireability-04 2753674 m, 175999 m/sec, 19330493 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-05: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-07: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-08: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-11: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 2 0 0 21 0 0 2
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/505 16/32 AutoFlight-PT-05a-CTLFireability-04 3575393 m, 164343 m/sec, 25323241 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-05: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-07: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-08: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-11: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 2 0 0 21 0 0 2
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/505 19/32 AutoFlight-PT-05a-CTLFireability-04 4298440 m, 144609 m/sec, 31117510 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-05: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-07: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-08: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-11: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 2 0 0 21 0 0 2
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/505 22/32 AutoFlight-PT-05a-CTLFireability-04 4981304 m, 136572 m/sec, 36810944 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-05: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-07: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-08: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-11: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 2 0 0 21 0 0 2
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/505 24/32 AutoFlight-PT-05a-CTLFireability-04 5630712 m, 129881 m/sec, 42485700 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-05: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-07: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-08: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-11: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 2 0 0 21 0 0 2
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/505 27/32 AutoFlight-PT-05a-CTLFireability-04 6195133 m, 112884 m/sec, 48071382 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-05: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-07: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-08: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-11: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 2 0 0 21 0 0 2
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/505 28/32 AutoFlight-PT-05a-CTLFireability-04 6563738 m, 73721 m/sec, 53391379 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-05: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-07: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-08: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-11: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 2 0 0 21 0 0 2
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/505 31/32 AutoFlight-PT-05a-CTLFireability-04 7294717 m, 146195 m/sec, 59308882 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for AutoFlight-PT-05a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-05: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-07: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-08: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-11: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutoFlight-PT-05a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-10: DISJ 0 2 0 0 21 0 0 2
AutoFlight-PT-05a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 AutoFlight-PT-05a-CTLFireability-02
lola: time limit : 580 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for AutoFlight-PT-05a-CTLFireability-02
lola: result : false
lola: markings : 497149
lola: fired transitions : 1240652
lola: time used : 2.000000
lola: memory pages used : 3
lola: LAUNCH task # 86 (type EXCL) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 695 sec
lola: memory limit: 32 pages
lola: FINISHED task # 86 (type EXCL) for AutoFlight-PT-05a-CTLFireability-10
lola: result : false
lola: markings : 18
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 30 AutoFlight-PT-05a-CTLFireability-10
lola: time limit : 869 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for AutoFlight-PT-05a-CTLFireability-10
lola: result : true
lola: markings : 18
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 AutoFlight-PT-05a-CTLFireability-06
lola: time limit : 1159 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for AutoFlight-PT-05a-CTLFireability-06
lola: result : false
lola: markings : 24
lola: fired transitions : 49
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 65 (type EXCL) for 64 AutoFlight-PT-05a-CTLFireability-12
lola: time limit : 1739 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type EXCL) for AutoFlight-PT-05a-CTLFireability-12
lola: result : true
lola: markings : 236033
lola: fired transitions : 2212820
lola: time used : 2.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 AutoFlight-PT-05a-CTLFireability-03
lola: time limit : 3476 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-02: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-05: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-06: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-07: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-08: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-10: DISJ true DISJ
AutoFlight-PT-05a-CTLFireability-11: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-12: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutoFlight-PT-05a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AutoFlight-PT-05a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
AutoFlight-PT-05a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 1/3476 1/32 AutoFlight-PT-05a-CTLFireability-03 182913 m, 36582 m/sec, 1663550 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 10 (type EXCL) for AutoFlight-PT-05a-CTLFireability-03
lola: result : true
lola: markings : 474625
lola: fired transitions : 5826374
lola: time used : 4.000000
lola: memory pages used : 2
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutoFlight-PT-05a-CTLFireability-00: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-01: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-02: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-03: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-04: CTL unknown AGGR
AutoFlight-PT-05a-CTLFireability-05: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-06: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-07: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-08: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-09: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-10: DISJ true DISJ
AutoFlight-PT-05a-CTLFireability-11: CTL false CTL model checker
AutoFlight-PT-05a-CTLFireability-12: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-13: CTL unknown AGGR
AutoFlight-PT-05a-CTLFireability-14: CTL true CTL model checker
AutoFlight-PT-05a-CTLFireability-15: CTL false CTL model checker


Time elapsed: 128 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AutoFlight-PT-05a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is AutoFlight-PT-05a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037986000436"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AutoFlight-PT-05a.tgz
mv AutoFlight-PT-05a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;