About the Execution of LoLA for AirplaneLD-PT-4000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16199.844 | 2875072.00 | 3397622.00 | 6118.10 | ???T?TT????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r004-tall-162037985800307.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is AirplaneLD-PT-4000, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037985800307
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 177M
-rw-r--r-- 1 mcc users 15M May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 48M May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11M May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 58M May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 700K Mar 28 15:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 1.6M Mar 28 15:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 880K Mar 28 15:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 3.5M Mar 28 15:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 1.4M Mar 23 01:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 3.3M Mar 23 01:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 595K Mar 22 10:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 2.3M Mar 22 10:14 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 220K Mar 22 09:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 378K Mar 22 09:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 5 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 32M May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-00
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-01
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-02
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-03
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-04
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-05
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-06
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-07
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-08
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-09
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-10
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-11
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-12
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-13
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-14
FORMULA_NAME AirplaneLD-PT-4000-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1620725673989
starting LoLA
BK_INPUT AirplaneLD-PT-4000
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
FORMULA AirplaneLD-PT-4000-CTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-4000-CTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-4000-CTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620728549061
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: Created skeleton in 2.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 60 (type SKEL/SRCH) for 15 AirplaneLD-PT-4000-CTLCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SKEL/SRCH) for AirplaneLD-PT-4000-CTLCardinality-05
lola: result : true
lola: markings : 485
lola: fired transitions : 3725
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2688 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2693 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 1.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 9 AirplaneLD-PT-4000-CTLCardinality-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 10 (type CNST) for AirplaneLD-PT-4000-CTLCardinality-03
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 2.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2698 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-06: CONJ 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2703 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 61 (type SKEL/SRCH) for 22 AirplaneLD-PT-4000-CTLCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 61 (type SKEL/SRCH) for AirplaneLD-PT-4000-CTLCardinality-06
lola: result : true
lola: markings : 484
lola: fired transitions : 2555
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2708 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-06: CONJ 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2713 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 9.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 63 (type SKEL/SRCH) for 22 AirplaneLD-PT-4000-CTLCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 64 (type SKEL/FNDP) for 41 AirplaneLD-PT-4000-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/EQUN) for 41 AirplaneLD-PT-4000-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SKEL/SRCH) for 41 AirplaneLD-PT-4000-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type SKEL/SRCH) for AirplaneLD-PT-4000-CTLCardinality-06
lola: result : true
lola: markings : 484
lola: fired transitions : 1619
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type SKEL/SRCH) for 41 AirplaneLD-PT-4000-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 64 (type SKEL/FNDP) for AirplaneLD-PT-4000-CTLCardinality-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 65 (type EQUN) for AirplaneLD-PT-4000-CTLCardinality-11 (obsolete)
lola: CANCELED task # 66 (type SRCH) for AirplaneLD-PT-4000-CTLCardinality-11 (obsolete)
lola: CANCELED task # 67 (type SRCH) for AirplaneLD-PT-4000-CTLCardinality-11 (obsolete)
sara: try reading problem file /home/mcc/execution/CTLCardinality-65.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 66 (type SKEL/SRCH) for AirplaneLD-PT-4000-CTLCardinality-11
lola: result : true
lola: time used : 1.000000
lola: memory pages used : 1
lola: FINISHED task # 67 (type SKEL/SRCH) for AirplaneLD-PT-4000-CTLCardinality-11
lola: result : true
lola: time used : 1.000000
lola: memory pages used : 1
lola: FINISHED task # 65 (type SKEL/EQUN) for AirplaneLD-PT-4000-CTLCardinality-11
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2718 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2723 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2728 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2733 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2738 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2743 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2748 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2753 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2758 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2763 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2768 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2773 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2778 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2783 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2788 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2793 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2798 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2803 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2808 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2813 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2818 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2823 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2828 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2833 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2838 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2843 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2848 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2853 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2858 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2863 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2868 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-4000-CTLCardinality-03: INITIAL true preprocessing
AirplaneLD-PT-4000-CTLCardinality-05: DISJ true skeleton: CTL model checker
AirplaneLD-PT-4000-CTLCardinality-06: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-11: DISJ 0 0 0 0 5 0 0 0
AirplaneLD-PT-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2873 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 414 Killed lola --conf=$BIN_DIR/configfiles/ctlcardinalityconf --formula=$DIR/CTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-4000"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is AirplaneLD-PT-4000, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037985800307"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-4000.tgz
mv AirplaneLD-PT-4000 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;