Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r004-tall-162037985800260.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is AirplaneLD-PT-0050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037985800260
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.5M
-rw-r--r-- 1 mcc users 238K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 883K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 97K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 584K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 11K Mar 28 15:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 33K Mar 28 15:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Mar 28 15:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 41K Mar 28 15:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Mar 23 01:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 34K Mar 23 01:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Mar 22 09:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 53K Mar 22 09:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 22 09:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Mar 22 09:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 5 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 404K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-00
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-01
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-02
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-03
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-04
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-05
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-06
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-07
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-08
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-09
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-10
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-11
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-12
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-13
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-14
FORMULA_NAME AirplaneLD-PT-0050-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620724437950

starting LoLA
BK_INPUT AirplaneLD-PT-0050
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA AirplaneLD-PT-0050-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-0050-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620724797032

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 73 (type SKEL/FNDP) for 35 AirplaneLD-PT-0050-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SKEL/EQUN) for 35 AirplaneLD-PT-0050-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SKEL/SRCH) for 35 AirplaneLD-PT-0050-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type SKEL/SRCH) for 35 AirplaneLD-PT-0050-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 75 (type SKEL/SRCH) for AirplaneLD-PT-0050-CTLFireability-09
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 73 (type FNDP) for AirplaneLD-PT-0050-CTLFireability-09 (obsolete)
lola: CANCELED task # 74 (type EQUN) for AirplaneLD-PT-0050-CTLFireability-09 (obsolete)
lola: CANCELED task # 76 (type SRCH) for AirplaneLD-PT-0050-CTLFireability-09 (obsolete)
lola: FINISHED task # 73 (type SKEL/FNDP) for AirplaneLD-PT-0050-CTLFireability-09
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-74.sara.
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.

lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 74 (type SKEL/EQUN) for AirplaneLD-PT-0050-CTLFireability-09
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 4 (type EXCL) for 3 AirplaneLD-PT-0050-CTLFireability-01
lola: time limit : 142 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 77 (type SKEL/SRCH) for 50 AirplaneLD-PT-0050-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 77 (type SKEL/SRCH) for AirplaneLD-PT-0050-CTLFireability-14
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 4 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-01
lola: result : true
lola: markings : 6
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 15 (type EXCL) for 6 AirplaneLD-PT-0050-CTLFireability-02
lola: time limit : 148 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 78 (type FNDP) for 35 AirplaneLD-PT-0050-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type EQUN) for 35 AirplaneLD-PT-0050-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SRCH) for 35 AirplaneLD-PT-0050-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 81 (type SRCH) for AirplaneLD-PT-0050-CTLFireability-09
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 78 (type FNDP) for AirplaneLD-PT-0050-CTLFireability-09
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 79 (type EQUN) for AirplaneLD-PT-0050-CTLFireability-09 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 79 (type EQUN) for AirplaneLD-PT-0050-CTLFireability-09
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 85 (type FNDP) for 38 AirplaneLD-PT-0050-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type EQUN) for 38 AirplaneLD-PT-0050-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 90 (type SRCH) for 38 AirplaneLD-PT-0050-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 90 (type SRCH) for AirplaneLD-PT-0050-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 84 (type FNDP) for 50 AirplaneLD-PT-0050-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 84 (type FNDP) for AirplaneLD-PT-0050-CTLFireability-14
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
sara: try reading problem file /home/mcc/execution/CTLFireability-87.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 87 (type EQUN) for AirplaneLD-PT-0050-CTLFireability-10
lola: result : false
lola: CANCELED task # 85 (type FNDP) for AirplaneLD-PT-0050-CTLFireability-10 (obsolete)
lola: FINISHED task # 85 (type FNDP) for AirplaneLD-PT-0050-CTLFireability-10
lola: result : unknown
lola: fired transitions : 157103
lola: tried executions : 52369
lola: time used : 1.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 1 0 3 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 4/238 7/32 AirplaneLD-PT-0050-CTLFireability-02 1440911 m, 288182 m/sec, 3769936 t fired, .

Time elapsed: 31 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 1 0 3 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 9/238 14/32 AirplaneLD-PT-0050-CTLFireability-02 3125847 m, 336987 m/sec, 7992818 t fired, .

Time elapsed: 36 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 1 0 3 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 14/238 15/32 AirplaneLD-PT-0050-CTLFireability-02 3441123 m, 63055 m/sec, 11413769 t fired, .

Time elapsed: 41 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 1 0 3 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 19/238 16/32 AirplaneLD-PT-0050-CTLFireability-02 3648901 m, 41555 m/sec, 13432933 t fired, .

Time elapsed: 46 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 1 0 3 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 24/238 18/32 AirplaneLD-PT-0050-CTLFireability-02 4155073 m, 101234 m/sec, 16464265 t fired, .

Time elapsed: 51 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 1 0 3 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 29/238 19/32 AirplaneLD-PT-0050-CTLFireability-02 4255496 m, 20084 m/sec, 18863335 t fired, .

Time elapsed: 56 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 1 0 3 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 34/238 19/32 AirplaneLD-PT-0050-CTLFireability-02 4296955 m, 8291 m/sec, 20878145 t fired, .

Time elapsed: 61 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 1 0 3 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 39/238 19/32 AirplaneLD-PT-0050-CTLFireability-02 4346374 m, 9883 m/sec, 23249558 t fired, .

Time elapsed: 66 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 1 0 3 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 44/238 20/32 AirplaneLD-PT-0050-CTLFireability-02 4407257 m, 12176 m/sec, 26224406 t fired, .

Time elapsed: 71 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 1 0 3 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 49/238 20/32 AirplaneLD-PT-0050-CTLFireability-02 4469602 m, 12469 m/sec, 29902502 t fired, .

Time elapsed: 76 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 15 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-02
lola: result : true
lola: markings : 4471222
lola: fired transitions : 31962318
lola: time used : 52.000000
lola: memory pages used : 20
lola: LAUNCH task # 48 (type EXCL) for 47 AirplaneLD-PT-0050-CTLFireability-13
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-13
lola: result : true
lola: markings : 46818
lola: fired transitions : 193643
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 AirplaneLD-PT-0050-CTLFireability-12
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-12
lola: result : false
lola: markings : 359
lola: fired transitions : 724
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 AirplaneLD-PT-0050-CTLFireability-05
lola: time limit : 293 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-05
lola: result : true
lola: markings : 13510
lola: fired transitions : 40323
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 AirplaneLD-PT-0050-CTLFireability-04
lola: time limit : 320 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 2/320 2/32 AirplaneLD-PT-0050-CTLFireability-04 277206 m, 55441 m/sec, 608244 t fired, .

Time elapsed: 81 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 7/320 3/32 AirplaneLD-PT-0050-CTLFireability-04 616389 m, 67836 m/sec, 1295060 t fired, .

Time elapsed: 86 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 12/320 5/32 AirplaneLD-PT-0050-CTLFireability-04 975593 m, 71840 m/sec, 2363891 t fired, .

Time elapsed: 91 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 17/320 8/32 AirplaneLD-PT-0050-CTLFireability-04 1633223 m, 131526 m/sec, 3826209 t fired, .

Time elapsed: 96 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 22/320 11/32 AirplaneLD-PT-0050-CTLFireability-04 2308851 m, 135125 m/sec, 5334406 t fired, .

Time elapsed: 101 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 27/320 14/32 AirplaneLD-PT-0050-CTLFireability-04 3026780 m, 143585 m/sec, 6924241 t fired, .

Time elapsed: 106 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 32/320 17/32 AirplaneLD-PT-0050-CTLFireability-04 3789602 m, 152564 m/sec, 8613740 t fired, .

Time elapsed: 111 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 37/320 19/32 AirplaneLD-PT-0050-CTLFireability-04 4085503 m, 59180 m/sec, 10411338 t fired, .

Time elapsed: 116 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 42/320 19/32 AirplaneLD-PT-0050-CTLFireability-04 4129044 m, 8708 m/sec, 11192406 t fired, .

Time elapsed: 121 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 47/320 19/32 AirplaneLD-PT-0050-CTLFireability-04 4147046 m, 3600 m/sec, 12076812 t fired, .

Time elapsed: 126 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 52/320 19/32 AirplaneLD-PT-0050-CTLFireability-04 4171596 m, 4910 m/sec, 12975672 t fired, .

Time elapsed: 131 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 57/320 19/32 AirplaneLD-PT-0050-CTLFireability-04 4210596 m, 7800 m/sec, 13895280 t fired, .

Time elapsed: 136 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 62/320 19/32 AirplaneLD-PT-0050-CTLFireability-04 4254365 m, 8753 m/sec, 14926940 t fired, .

Time elapsed: 141 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 67/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4304102 m, 9947 m/sec, 16109627 t fired, .

Time elapsed: 146 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 72/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4363528 m, 11885 m/sec, 17535642 t fired, .

Time elapsed: 151 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 77/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4400040 m, 7302 m/sec, 19097547 t fired, .

Time elapsed: 156 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 82/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4401097 m, 211 m/sec, 20246179 t fired, .

Time elapsed: 161 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 87/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4401508 m, 82 m/sec, 21252734 t fired, .

Time elapsed: 166 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 92/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4401931 m, 84 m/sec, 22332597 t fired, .

Time elapsed: 171 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 97/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4402408 m, 95 m/sec, 23482742 t fired, .

Time elapsed: 176 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 102/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4402903 m, 99 m/sec, 24716034 t fired, .

Time elapsed: 181 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 107/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4403439 m, 107 m/sec, 26060583 t fired, .

Time elapsed: 186 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 112/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4417223 m, 2756 m/sec, 27512031 t fired, .

Time elapsed: 191 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 117/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4433473 m, 3250 m/sec, 29136099 t fired, .

Time elapsed: 196 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 122/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4452223 m, 3750 m/sec, 30981636 t fired, .

Time elapsed: 201 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 127/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4455063 m, 568 m/sec, 32213195 t fired, .

Time elapsed: 206 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 132/320 20/32 AirplaneLD-PT-0050-CTLFireability-04 4456123 m, 212 m/sec, 33400655 t fired, .

Time elapsed: 211 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 21 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-04
lola: result : false
lola: markings : 4456123
lola: fired transitions : 33795582
lola: time used : 134.000000
lola: memory pages used : 20
lola: LAUNCH task # 18 (type EXCL) for 17 AirplaneLD-PT-0050-CTLFireability-03
lola: time limit : 338 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 3/338 4/32 AirplaneLD-PT-0050-CTLFireability-03 845321 m, 169064 m/sec, 2757307 t fired, .

Time elapsed: 216 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 8/338 9/32 AirplaneLD-PT-0050-CTLFireability-03 1832702 m, 197476 m/sec, 7043687 t fired, .

Time elapsed: 221 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 13/338 9/32 AirplaneLD-PT-0050-CTLFireability-03 1836780 m, 815 m/sec, 8693791 t fired, .

Time elapsed: 226 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 18/338 9/32 AirplaneLD-PT-0050-CTLFireability-03 1836780 m, 0 m/sec, 10014706 t fired, .

Time elapsed: 231 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 23/338 9/32 AirplaneLD-PT-0050-CTLFireability-03 1836780 m, 0 m/sec, 11837619 t fired, .

Time elapsed: 236 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 28/338 9/32 AirplaneLD-PT-0050-CTLFireability-03 1870886 m, 6821 m/sec, 15335281 t fired, .

Time elapsed: 241 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 33/338 10/32 AirplaneLD-PT-0050-CTLFireability-03 2124175 m, 50657 m/sec, 17175552 t fired, .

Time elapsed: 246 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 38/338 11/32 AirplaneLD-PT-0050-CTLFireability-03 2393784 m, 53921 m/sec, 19116887 t fired, .

Time elapsed: 251 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 43/338 13/32 AirplaneLD-PT-0050-CTLFireability-03 2681380 m, 57519 m/sec, 21204480 t fired, .

Time elapsed: 256 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 48/338 14/32 AirplaneLD-PT-0050-CTLFireability-03 2989161 m, 61556 m/sec, 23459668 t fired, .

Time elapsed: 261 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 53/338 15/32 AirplaneLD-PT-0050-CTLFireability-03 3326783 m, 67524 m/sec, 25866398 t fired, .

Time elapsed: 266 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 58/338 17/32 AirplaneLD-PT-0050-CTLFireability-03 3641504 m, 62944 m/sec, 28344071 t fired, .

Time elapsed: 271 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 63/338 18/32 AirplaneLD-PT-0050-CTLFireability-03 3984836 m, 68666 m/sec, 31138603 t fired, .

Time elapsed: 276 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 68/338 20/32 AirplaneLD-PT-0050-CTLFireability-03 4375267 m, 78086 m/sec, 34183919 t fired, .

Time elapsed: 281 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 2 0 0 4 0 0 0
AirplaneLD-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 73/338 20/32 AirplaneLD-PT-0050-CTLFireability-03 4453691 m, 15684 m/sec, 38298723 t fired, .

Time elapsed: 286 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 18 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-03
lola: result : true
lola: markings : 4471222
lola: fired transitions : 40297957
lola: time used : 76.000000
lola: memory pages used : 21
lola: LAUNCH task # 13 (type EXCL) for 6 AirplaneLD-PT-0050-CTLFireability-02
lola: time limit : 367 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-02
lola: result : false
lola: markings : 460
lola: fired transitions : 613
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 6 AirplaneLD-PT-0050-CTLFireability-02
lola: time limit : 413 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-02: DISJ 0 0 1 0 5 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 2/413 4/32 AirplaneLD-PT-0050-CTLFireability-02 889212 m, 177842 m/sec, 1751139 t fired, .

Time elapsed: 291 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 9 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-02
lola: result : false
lola: markings : 1839110
lola: fired transitions : 4677209
lola: time used : 6.000000
lola: memory pages used : 9
lola: LAUNCH task # 1 (type EXCL) for 0 AirplaneLD-PT-0050-CTLFireability-00
lola: time limit : 472 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 1/472 1/32 AirplaneLD-PT-0050-CTLFireability-00 156923 m, 31384 m/sec, 500413 t fired, .

Time elapsed: 296 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 6/472 5/32 AirplaneLD-PT-0050-CTLFireability-00 1087845 m, 186184 m/sec, 3126881 t fired, .

Time elapsed: 301 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 11/472 7/32 AirplaneLD-PT-0050-CTLFireability-00 1456043 m, 73639 m/sec, 5313630 t fired, .

Time elapsed: 306 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 16/472 9/32 AirplaneLD-PT-0050-CTLFireability-00 1839060 m, 76603 m/sec, 6725371 t fired, .

Time elapsed: 311 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 21/472 11/32 AirplaneLD-PT-0050-CTLFireability-00 2274785 m, 87145 m/sec, 8314035 t fired, .

Time elapsed: 316 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 26/472 13/32 AirplaneLD-PT-0050-CTLFireability-00 2786190 m, 102281 m/sec, 10143539 t fired, .

Time elapsed: 321 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 31/472 16/32 AirplaneLD-PT-0050-CTLFireability-00 3450292 m, 132820 m/sec, 12449729 t fired, .

Time elapsed: 326 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-14: CONJ 0 1 0 0 6 0 0 6
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 36/472 17/32 AirplaneLD-PT-0050-CTLFireability-00 3715741 m, 53089 m/sec, 15693501 t fired, .

Time elapsed: 331 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-00
lola: result : false
lola: markings : 3718671
lola: fired transitions : 16004925
lola: time used : 37.000000
lola: memory pages used : 17
lola: LAUNCH task # 53 (type EXCL) for 50 AirplaneLD-PT-0050-CTLFireability-14
lola: time limit : 544 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-14
lola: result : true
lola: markings : 7
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 83 (type EXCL) for 41 AirplaneLD-PT-0050-CTLFireability-11
lola: time limit : 653 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-14: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 AGEF EXCL 4/653 7/32 AirplaneLD-PT-0050-CTLFireability-11 1667755 m, 333551 m/sec, 4099598 t fired, .

Time elapsed: 336 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-14: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-11: EFAG 0 0 1 0 1 0 0 0
AirplaneLD-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 AGEF EXCL 9/653 14/32 AirplaneLD-PT-0050-CTLFireability-11 3349880 m, 336425 m/sec, 8234543 t fired, .

Time elapsed: 341 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 83 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-11
lola: result : true
lola: markings : 4297652
lola: fired transitions : 10565100
lola: time used : 13.000000
lola: memory pages used : 17
lola: LAUNCH task # 82 (type EXCL) for 26 AirplaneLD-PT-0050-CTLFireability-06
lola: time limit : 813 sec
lola: memory limit: 32 pages
lola: FINISHED task # 82 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-06
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type EXCL) for 69 AirplaneLD-PT-0050-CTLFireability-15
lola: time limit : 1085 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-15
lola: result : false
lola: markings : 13277
lola: fired transitions : 13343
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 AirplaneLD-PT-0050-CTLFireability-07
lola: time limit : 1627 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-07
lola: result : false
lola: markings : 7
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 AirplaneLD-PT-0050-CTLFireability-08
lola: time limit : 3255 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-06: AGAF false state space /EFEG
AirplaneLD-PT-0050-CTLFireability-07: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-11: EFAG false tscc_search
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-14: CONJ true CONJ
AirplaneLD-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 1/3255 5/32 AirplaneLD-PT-0050-CTLFireability-08 1032930 m, 206586 m/sec, 1058462 t fired, .

Time elapsed: 346 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-06: AGAF false state space /EFEG
AirplaneLD-PT-0050-CTLFireability-07: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-11: EFAG false tscc_search
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-14: CONJ true CONJ
AirplaneLD-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 6/3255 11/32 AirplaneLD-PT-0050-CTLFireability-08 2501567 m, 293727 m/sec, 4159711 t fired, .

Time elapsed: 351 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-06: AGAF false state space /EFEG
AirplaneLD-PT-0050-CTLFireability-07: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-11: EFAG false tscc_search
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-14: CONJ true CONJ
AirplaneLD-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0050-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 11/3255 20/32 AirplaneLD-PT-0050-CTLFireability-08 4441902 m, 388067 m/sec, 6883336 t fired, .

Time elapsed: 356 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 33 (type EXCL) for AirplaneLD-PT-0050-CTLFireability-08
lola: result : false
lola: markings : 4471222
lola: fired transitions : 9128834
lola: time used : 14.000000
lola: memory pages used : 20
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-01: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-02: DISJ false DISJ
AirplaneLD-PT-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-05: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-06: AGAF false state space /EFEG
AirplaneLD-PT-0050-CTLFireability-07: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-08: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-09: EF true findpath
AirplaneLD-PT-0050-CTLFireability-10: EF false state equation
AirplaneLD-PT-0050-CTLFireability-11: EFAG false tscc_search
AirplaneLD-PT-0050-CTLFireability-12: CTL false CTL model checker
AirplaneLD-PT-0050-CTLFireability-13: CTL true CTL model checker
AirplaneLD-PT-0050-CTLFireability-14: CONJ true CONJ
AirplaneLD-PT-0050-CTLFireability-15: CTL false CTL model checker


Time elapsed: 359 secs. Pages in use: 21

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-0050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is AirplaneLD-PT-0050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037985800260"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-0050.tgz
mv AirplaneLD-PT-0050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;