About the Execution of LoLA for AirplaneLD-COL-4000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1382.008 | 106804.00 | 108223.00 | 307.20 | FFTFFFTFFFTTFTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r004-tall-162037985700236.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is AirplaneLD-COL-4000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037985700236
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1004K
-rw-r--r-- 1 mcc users 18K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 124K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 92K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Mar 28 15:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 15:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 28 15:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 15:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Mar 23 01:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 23 01:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 22 10:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 22 10:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 09:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 5 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 620K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-00
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-01
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-02
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-03
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-04
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-05
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-06
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-07
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-08
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-09
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-10
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-11
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-12
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-13
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-14
FORMULA_NAME AirplaneLD-COL-4000-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620724251001
starting LoLA
BK_INPUT AirplaneLD-COL-4000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA AirplaneLD-COL-4000-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620724357805
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: LAUNCH INITIAL
lola: LAUNCH task # 2 (type SKEL/CNST) for 0 AirplaneLD-COL-4000-CTLFireability-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 5 (type SKEL/CNST) for 3 AirplaneLD-COL-4000-CTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 11 (type SKEL/CNST) for 9 AirplaneLD-COL-4000-CTLFireability-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 17 (type SKEL/CNST) for 15 AirplaneLD-COL-4000-CTLFireability-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 20 (type SKEL/CNST) for 18 AirplaneLD-COL-4000-CTLFireability-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 23 (type SKEL/CNST) for 21 AirplaneLD-COL-4000-CTLFireability-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 26 (type SKEL/CNST) for 24 AirplaneLD-COL-4000-CTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 29 (type SKEL/CNST) for 27 AirplaneLD-COL-4000-CTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 32 (type SKEL/CNST) for 30 AirplaneLD-COL-4000-CTLFireability-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 35 (type SKEL/CNST) for 33 AirplaneLD-COL-4000-CTLFireability-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 44 (type SKEL/CNST) for 42 AirplaneLD-COL-4000-CTLFireability-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 47 (type SKEL/CNST) for 45 AirplaneLD-COL-4000-CTLFireability-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 5 (type SKEL/CNST) for AirplaneLD-COL-4000-CTLFireability-01
lola: result : false
lola: FINISHED task # 11 (type SKEL/CNST) for AirplaneLD-COL-4000-CTLFireability-03
lola: result : false
lola: FINISHED task # 17 (type SKEL/CNST) for AirplaneLD-COL-4000-CTLFireability-05
lola: result : false
lola: FINISHED task # 23 (type SKEL/CNST) for AirplaneLD-COL-4000-CTLFireability-07
lola: result : false
lola: FINISHED task # 20 (type SKEL/CNST) for AirplaneLD-COL-4000-CTLFireability-06
lola: result : true
lola: FINISHED task # 26 (type SKEL/CNST) for AirplaneLD-COL-4000-CTLFireability-08
lola: result : false
lola: FINISHED task # 29 (type SKEL/CNST) for AirplaneLD-COL-4000-CTLFireability-09
lola: result : false
lola: FINISHED task # 32 (type SKEL/CNST) for AirplaneLD-COL-4000-CTLFireability-10
lola: result : true
lola: FINISHED task # 35 (type SKEL/CNST) for AirplaneLD-COL-4000-CTLFireability-11
lola: result : true
lola: FINISHED task # 44 (type SKEL/CNST) for AirplaneLD-COL-4000-CTLFireability-14
lola: result : false
lola: FINISHED task # 2 (type SKEL/CNST) for AirplaneLD-COL-4000-CTLFireability-00
lola: result : false
lola: FINISHED task # 47 (type SKEL/CNST) for AirplaneLD-COL-4000-CTLFireability-15
lola: result : false
lola: TR BINDINGS
lola: TR BINDINGS DONE
lola: Places: 28019, Transitions: 32008
lola: @ trans t2_1
lola: @ trans SampleRW
lola: @ trans getAlt
lola: @ trans t3_2
lola: @ trans t4_1
lola: @ trans t1_2
lola: @ trans t1_1
lola: @ trans SpeedLW
lola: @ trans t5_2
lola: @ trans t5_1
lola: @ trans t2_2
lola: @ trans t3_1
lola: @ trans SampleLW
lola: @ trans SpeedRW
lola: @ trans t4_2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-02: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLFireability-13: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 5 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-02: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLFireability-13: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-02: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLFireability-13: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH INITIAL
lola: LAUNCH task # 7 (type CNST) for 6 AirplaneLD-COL-4000-CTLFireability-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 7 (type CNST) for AirplaneLD-COL-4000-CTLFireability-02
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 37 (type CNST) for 36 AirplaneLD-COL-4000-CTLFireability-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 40 (type CNST) for 39 AirplaneLD-COL-4000-CTLFireability-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 37 (type CNST) for AirplaneLD-COL-4000-CTLFireability-12
lola: result : false
lola: FINISHED task # 40 (type CNST) for AirplaneLD-COL-4000-CTLFireability-13
lola: result : true
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 35 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 45 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 65 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 75 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 80 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 90 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLFireability-04: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 48 (type EXCL) for 12 AirplaneLD-COL-4000-CTLFireability-04
lola: time limit : 3494 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for AirplaneLD-COL-4000-CTLFireability-04
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-02: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-04: F false state space / EG
AirplaneLD-COL-4000-CTLFireability-05: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-06: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-11: INITIAL true skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-12: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLFireability-13: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLFireability-14: INITIAL false skeleton: preprocessing
AirplaneLD-COL-4000-CTLFireability-15: INITIAL false skeleton: preprocessing
Time elapsed: 106 secs. Pages in use: 1
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-4000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is AirplaneLD-COL-4000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037985700236"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-4000.tgz
mv AirplaneLD-COL-4000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;