About the Execution of LoLA for AirplaneLD-COL-0500
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1944.048 | 285352.00 | 286976.00 | 680.40 | FTFFFTTTFT?FTFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r004-tall-162037985700212.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is AirplaneLD-COL-0500, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037985700212
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 25K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 174K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.2K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 76K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 15:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 15:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 15:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 15:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Mar 23 01:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 23 01:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Mar 22 09:41 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 22 09:41 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 5 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 109K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-00
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-01
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-02
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-03
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-04
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-05
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-06
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-07
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-08
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-09
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-10
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-11
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-12
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-13
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-14
FORMULA_NAME AirplaneLD-COL-0500-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620724134902
starting LoLA
BK_INPUT AirplaneLD-COL-0500
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA AirplaneLD-COL-0500-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0500-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620724420254
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:196
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:207
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: LAUNCH INITIAL
lola: LAUNCH task # 2 (type SKEL/CNST) for 0 AirplaneLD-COL-0500-CTLFireability-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 8 (type SKEL/CNST) for 6 AirplaneLD-COL-0500-CTLFireability-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 11 (type SKEL/CNST) for 9 AirplaneLD-COL-0500-CTLFireability-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 14 (type SKEL/CNST) for 12 AirplaneLD-COL-0500-CTLFireability-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 17 (type SKEL/CNST) for 15 AirplaneLD-COL-0500-CTLFireability-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 26 (type SKEL/CNST) for 24 AirplaneLD-COL-0500-CTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 35 (type SKEL/CNST) for 33 AirplaneLD-COL-0500-CTLFireability-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 38 (type SKEL/CNST) for 36 AirplaneLD-COL-0500-CTLFireability-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 41 (type SKEL/CNST) for 39 AirplaneLD-COL-0500-CTLFireability-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 44 (type SKEL/CNST) for 42 AirplaneLD-COL-0500-CTLFireability-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 2 (type SKEL/CNST) for AirplaneLD-COL-0500-CTLFireability-00
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 14 (type SKEL/CNST) for AirplaneLD-COL-0500-CTLFireability-04
lola: result : false
lola: FINISHED task # 8 (type SKEL/CNST) for AirplaneLD-COL-0500-CTLFireability-02
lola: result : false
lola: FINISHED task # 35 (type SKEL/CNST) for AirplaneLD-COL-0500-CTLFireability-11
lola: result : false
lola: FINISHED task # 26 (type SKEL/CNST) for AirplaneLD-COL-0500-CTLFireability-08
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 41 (type SKEL/CNST) for AirplaneLD-COL-0500-CTLFireability-13
lola: result : false
lola: FINISHED task # 44 (type SKEL/CNST) for AirplaneLD-COL-0500-CTLFireability-14
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 17 (type SKEL/CNST) for AirplaneLD-COL-0500-CTLFireability-05
lola: result : true
lola: LAUNCH task # 49 (type SKEL/FNDP) for 27 AirplaneLD-COL-0500-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SKEL/EQUN) for 27 AirplaneLD-COL-0500-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 11 (type SKEL/CNST) for AirplaneLD-COL-0500-CTLFireability-03
lola: result : false
lola: FINISHED task # 49 (type SKEL/FNDP) for AirplaneLD-COL-0500-CTLFireability-09
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 38 (type SKEL/CNST) for AirplaneLD-COL-0500-CTLFireability-12
lola: result : true
lola: CANCELED task # 50 (type EQUN) for AirplaneLD-COL-0500-CTLFireability-09 (obsolete)
lola: LAUNCH task # 55 (type SKEL/FNDP) for 45 AirplaneLD-COL-0500-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type SKEL/EQUN) for 45 AirplaneLD-COL-0500-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 57 (type SKEL/SRCH) for 45 AirplaneLD-COL-0500-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SKEL/SRCH) for 45 AirplaneLD-COL-0500-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 50 (type SKEL/EQUN) for AirplaneLD-COL-0500-CTLFireability-09
lola: result : unknown
lola: TR BINDINGS
lola: FINISHED task # 57 (type SKEL/SRCH) for AirplaneLD-COL-0500-CTLFireability-15
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 55 (type FNDP) for AirplaneLD-COL-0500-CTLFireability-15 (obsolete)
lola: CANCELED task # 56 (type EQUN) for AirplaneLD-COL-0500-CTLFireability-15 (obsolete)
lola: CANCELED task # 58 (type SRCH) for AirplaneLD-COL-0500-CTLFireability-15 (obsolete)
lola: FINISHED task # 58 (type SKEL/SRCH) for AirplaneLD-COL-0500-CTLFireability-15
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 56 (type SKEL/EQUN) for AirplaneLD-COL-0500-CTLFireability-15
lola: result : unknown
lola: FINISHED task # 55 (type SKEL/FNDP) for AirplaneLD-COL-0500-CTLFireability-15
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: TR BINDINGS DONE
lola: Places: 3519, Transitions: 4008
lola: @ trans t2_1
lola: @ trans SampleRW
lola: @ trans getAlt
lola: @ trans t3_2
lola: @ trans t4_1
lola: @ trans t1_2
lola: @ trans t1_1
lola: @ trans SpeedLW
lola: @ trans t5_2
lola: @ trans t5_1
lola: @ trans t2_2
lola: @ trans t3_1
lola: @ trans SampleLW
lola: @ trans SpeedRW
lola: @ trans t4_2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 6 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 11 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 16 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 21 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 26 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 31 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 36 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 41 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 46 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 51 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 56 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 66 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 81 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 91 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 96 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 101 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 111 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 116 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 121 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 131 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 136 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 141 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 146 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 151 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-07: INITIAL 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-09: EF 0 0 0 0 2 0 0 2
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-15: AG 0 0 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 156 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH INITIAL
lola: LAUNCH task # 22 (type CNST) for 21 AirplaneLD-COL-0500-CTLFireability-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 22 (type CNST) for AirplaneLD-COL-0500-CTLFireability-07
lola: result : true
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 61 (type EXCL) for 27 AirplaneLD-COL-0500-CTLFireability-09
lola: time limit : 688 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 59 (type FNDP) for 27 AirplaneLD-COL-0500-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type EQUN) for 27 AirplaneLD-COL-0500-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type SRCH) for 27 AirplaneLD-COL-0500-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 61 (type EXCL) for AirplaneLD-COL-0500-CTLFireability-09
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: CANCELED task # 59 (type FNDP) for AirplaneLD-COL-0500-CTLFireability-09 (obsolete)
lola: CANCELED task # 60 (type EQUN) for AirplaneLD-COL-0500-CTLFireability-09 (obsolete)
lola: CANCELED task # 62 (type SRCH) for AirplaneLD-COL-0500-CTLFireability-09 (obsolete)
lola: LAUNCH task # 66 (type EXCL) for 45 AirplaneLD-COL-0500-CTLFireability-15
lola: time limit : 861 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 64 (type FNDP) for 45 AirplaneLD-COL-0500-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type EQUN) for 45 AirplaneLD-COL-0500-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SRCH) for 45 AirplaneLD-COL-0500-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 67 (type SRCH) for AirplaneLD-COL-0500-CTLFireability-15
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 66 (type EXCL) for AirplaneLD-COL-0500-CTLFireability-15
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 64 (type FNDP) for AirplaneLD-COL-0500-CTLFireability-15 (obsolete)
lola: CANCELED task # 65 (type EQUN) for AirplaneLD-COL-0500-CTLFireability-15 (obsolete)
lola: FINISHED task # 64 (type FNDP) for AirplaneLD-COL-0500-CTLFireability-15
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-65.sara.
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/CTLFireability-60.sara.
lola: FINISHED task # 62 (type SRCH) for AirplaneLD-COL-0500-CTLFireability-09
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 65 (type EQUN) for AirplaneLD-COL-0500-CTLFireability-15
lola: result : true
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 59 (type FNDP) for AirplaneLD-COL-0500-CTLFireability-09
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:776
lola: LAUNCH task # 68 (type EXCL) for 30 AirplaneLD-COL-0500-CTLFireability-10
lola: time limit : 1147 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 60 (type EQUN) for AirplaneLD-COL-0500-CTLFireability-09
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 4/1147 2/32 AirplaneLD-COL-0500-CTLFireability-10 82463 m, 16492 m/sec, 193803 t fired, .
Time elapsed: 161 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 9/1147 3/32 AirplaneLD-COL-0500-CTLFireability-10 187145 m, 20936 m/sec, 439619 t fired, .
Time elapsed: 166 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 14/1147 5/32 AirplaneLD-COL-0500-CTLFireability-10 291515 m, 20874 m/sec, 685239 t fired, .
Time elapsed: 171 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 19/1147 6/32 AirplaneLD-COL-0500-CTLFireability-10 396234 m, 20943 m/sec, 931970 t fired, .
Time elapsed: 176 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 24/1147 8/32 AirplaneLD-COL-0500-CTLFireability-10 500573 m, 20867 m/sec, 1179574 t fired, .
Time elapsed: 181 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 29/1147 9/32 AirplaneLD-COL-0500-CTLFireability-10 605925 m, 21070 m/sec, 1428569 t fired, .
Time elapsed: 186 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 34/1147 11/32 AirplaneLD-COL-0500-CTLFireability-10 710784 m, 20971 m/sec, 1676888 t fired, .
Time elapsed: 191 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 39/1147 12/32 AirplaneLD-COL-0500-CTLFireability-10 816175 m, 21078 m/sec, 1925938 t fired, .
Time elapsed: 196 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 44/1147 13/32 AirplaneLD-COL-0500-CTLFireability-10 910503 m, 18865 m/sec, 2157886 t fired, .
Time elapsed: 201 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 49/1147 15/32 AirplaneLD-COL-0500-CTLFireability-10 999208 m, 17741 m/sec, 2376925 t fired, .
Time elapsed: 206 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 54/1147 16/32 AirplaneLD-COL-0500-CTLFireability-10 1085202 m, 17198 m/sec, 2597490 t fired, .
Time elapsed: 211 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 59/1147 17/32 AirplaneLD-COL-0500-CTLFireability-10 1173494 m, 17658 m/sec, 2817992 t fired, .
Time elapsed: 216 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 64/1147 18/32 AirplaneLD-COL-0500-CTLFireability-10 1260573 m, 17415 m/sec, 3038158 t fired, .
Time elapsed: 221 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 69/1147 19/32 AirplaneLD-COL-0500-CTLFireability-10 1344447 m, 16774 m/sec, 3256639 t fired, .
Time elapsed: 226 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 74/1147 21/32 AirplaneLD-COL-0500-CTLFireability-10 1428490 m, 16808 m/sec, 3475339 t fired, .
Time elapsed: 231 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 79/1147 22/32 AirplaneLD-COL-0500-CTLFireability-10 1511030 m, 16508 m/sec, 3692261 t fired, .
Time elapsed: 236 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 84/1147 23/32 AirplaneLD-COL-0500-CTLFireability-10 1598523 m, 17498 m/sec, 3915240 t fired, .
Time elapsed: 241 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 89/1147 24/32 AirplaneLD-COL-0500-CTLFireability-10 1690630 m, 18421 m/sec, 4142289 t fired, .
Time elapsed: 246 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 94/1147 26/32 AirplaneLD-COL-0500-CTLFireability-10 1774761 m, 16826 m/sec, 4364056 t fired, .
Time elapsed: 251 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 99/1147 27/32 AirplaneLD-COL-0500-CTLFireability-10 1844317 m, 13911 m/sec, 4572832 t fired, .
Time elapsed: 256 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 104/1147 28/32 AirplaneLD-COL-0500-CTLFireability-10 1915321 m, 14200 m/sec, 4780540 t fired, .
Time elapsed: 261 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 109/1147 29/32 AirplaneLD-COL-0500-CTLFireability-10 1994115 m, 15758 m/sec, 4998638 t fired, .
Time elapsed: 266 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 114/1147 30/32 AirplaneLD-COL-0500-CTLFireability-10 2070728 m, 15322 m/sec, 5214842 t fired, .
Time elapsed: 271 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 119/1147 31/32 AirplaneLD-COL-0500-CTLFireability-10 2148017 m, 15457 m/sec, 5433870 t fired, .
Time elapsed: 276 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EG EXCL 124/1147 32/32 AirplaneLD-COL-0500-CTLFireability-10 2224507 m, 15298 m/sec, 5653170 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 68 (type EXCL) for AirplaneLD-COL-0500-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0500-CTLFireability-10: F 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 AirplaneLD-COL-0500-CTLFireability-06
lola: time limit : 1657 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for AirplaneLD-COL-0500-CTLFireability-06
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 AirplaneLD-COL-0500-CTLFireability-01
lola: time limit : 3314 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for AirplaneLD-COL-0500-CTLFireability-01
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-CTLFireability-00: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-01: CTL true CTL model checker
AirplaneLD-COL-0500-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-03: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-04: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-05: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-06: LTL/CTL true CTL model checker
AirplaneLD-COL-0500-CTLFireability-07: INITIAL true preprocessing
AirplaneLD-COL-0500-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-09: EF true state space
AirplaneLD-COL-0500-CTLFireability-10: F unknown AGGR
AirplaneLD-COL-0500-CTLFireability-11: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-CTLFireability-15: AG false state space
Time elapsed: 286 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-0500"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is AirplaneLD-COL-0500, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037985700212"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-0500.tgz
mv AirplaneLD-COL-0500 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;