About the Execution of LoLA for AirplaneLD-COL-0050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1538.323 | 95570.00 | 96940.00 | 150.00 | FFFTFFFFFFTFTFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r004-tall-162037985700188.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is AirplaneLD-COL-0050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037985700188
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 432K
-rw-r--r-- 1 mcc users 21K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 147K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.6K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 78K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Mar 28 15:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 28 15:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K Mar 28 15:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 13K Mar 28 15:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.0K Mar 23 01:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 13K Mar 23 01:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 22 09:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 22 09:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 09:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 5 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 46K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-00
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-01
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-02
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-03
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-04
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-05
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-06
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-07
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-08
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-09
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-10
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-11
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-12
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-13
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-14
FORMULA_NAME AirplaneLD-COL-0050-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620723964954
starting LoLA
BK_INPUT AirplaneLD-COL-0050
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA AirplaneLD-COL-0050-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-0050-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620724060524
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:202
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: LAUNCH INITIAL
lola: LAUNCH task # 5 (type SKEL/CNST) for 3 AirplaneLD-COL-0050-CTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 8 (type SKEL/CNST) for 6 AirplaneLD-COL-0050-CTLFireability-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 23 (type SKEL/CNST) for 21 AirplaneLD-COL-0050-CTLFireability-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 26 (type SKEL/CNST) for 24 AirplaneLD-COL-0050-CTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 29 (type SKEL/CNST) for 27 AirplaneLD-COL-0050-CTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 32 (type SKEL/CNST) for 30 AirplaneLD-COL-0050-CTLFireability-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 45 (type SKEL/CNST) for 43 AirplaneLD-COL-0050-CTLFireability-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 20 (type SKEL/CNST) for 18 AirplaneLD-COL-0050-CTLFireability-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 42 (type SKEL/CNST) for 40 AirplaneLD-COL-0050-CTLFireability-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 48 (type SKEL/CNST) for 46 AirplaneLD-COL-0050-CTLFireability-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 8 (type SKEL/CNST) for AirplaneLD-COL-0050-CTLFireability-02
lola: result : false
lola: FINISHED task # 26 (type SKEL/CNST) for AirplaneLD-COL-0050-CTLFireability-08
lola: result : false
lola: FINISHED task # 29 (type SKEL/CNST) for AirplaneLD-COL-0050-CTLFireability-09
lola: result : false
lola: FINISHED task # 32 (type SKEL/CNST) for AirplaneLD-COL-0050-CTLFireability-10
lola: result : true
lola: FINISHED task # 45 (type SKEL/CNST) for AirplaneLD-COL-0050-CTLFireability-13
lola: result : false
lola: FINISHED task # 20 (type SKEL/CNST) for AirplaneLD-COL-0050-CTLFireability-06
lola: result : false
lola: FINISHED task # 5 (type SKEL/CNST) for AirplaneLD-COL-0050-CTLFireability-01
lola: result : false
lola: FINISHED task # 42 (type SKEL/CNST) for AirplaneLD-COL-0050-CTLFireability-12
lola: result : true
lola: FINISHED task # 48 (type SKEL/CNST) for AirplaneLD-COL-0050-CTLFireability-14
lola: result : true
lola: FINISHED task # 23 (type SKEL/CNST) for AirplaneLD-COL-0050-CTLFireability-07
lola: result : false
lola: TR BINDINGS
lola: TR BINDINGS DONE
lola: Places: 369, Transitions: 408
lola: @ trans t2_1
lola: @ trans SampleRW
lola: @ trans getAlt
lola: @ trans t3_2
lola: @ trans t4_1
lola: @ trans t1_2
lola: @ trans t1_1
lola: @ trans SpeedLW
lola: @ trans t5_2
lola: @ trans t5_1
lola: @ trans t2_2
lola: @ trans t3_1
lola: @ trans SampleLW
lola: @ trans SpeedRW
lola: @ trans t4_2
lola: LAUNCH INITIAL
lola: LAUNCH task # 51 (type SKEL/CNST) for 49 AirplaneLD-COL-0050-CTLFireability-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 51 (type SKEL/CNST) for AirplaneLD-COL-0050-CTLFireability-15
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 16 (type CNST) for 15 AirplaneLD-COL-0050-CTLFireability-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: Rule S: 0 transitions removed,0 places removed
lola: FINISHED task # 16 (type CNST) for AirplaneLD-COL-0050-CTLFireability-05
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 1 (type EXCL) for 0 AirplaneLD-COL-0050-CTLFireability-00
lola: time limit : 719 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 4/719 3/32 AirplaneLD-COL-0050-CTLFireability-00 428978 m, 85795 m/sec, 1408822 t fired, .
Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 9/719 5/32 AirplaneLD-COL-0050-CTLFireability-00 977473 m, 109699 m/sec, 3210092 t fired, .
Time elapsed: 11 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 14/719 8/32 AirplaneLD-COL-0050-CTLFireability-00 1515869 m, 107679 m/sec, 5021786 t fired, .
Time elapsed: 16 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 19/719 10/32 AirplaneLD-COL-0050-CTLFireability-00 2063881 m, 109602 m/sec, 6825699 t fired, .
Time elapsed: 21 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 24/719 13/32 AirplaneLD-COL-0050-CTLFireability-00 2603524 m, 107928 m/sec, 8637554 t fired, .
Time elapsed: 26 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 29/719 15/32 AirplaneLD-COL-0050-CTLFireability-00 3151473 m, 109589 m/sec, 10443736 t fired, .
Time elapsed: 31 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 34/719 18/32 AirplaneLD-COL-0050-CTLFireability-00 3634021 m, 96509 m/sec, 12209861 t fired, .
Time elapsed: 36 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 39/719 18/32 AirplaneLD-COL-0050-CTLFireability-00 3669295 m, 7054 m/sec, 13834784 t fired, .
Time elapsed: 41 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-0050-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 44/719 18/32 AirplaneLD-COL-0050-CTLFireability-00 3707752 m, 7691 m/sec, 15403870 t fired, .
Time elapsed: 46 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for AirplaneLD-COL-0050-CTLFireability-00
lola: result : false
lola: markings : 3718671
lola: fired transitions : 16004924
lola: time used : 45.000000
lola: memory pages used : 18
lola: LAUNCH task # 38 (type EXCL) for 33 AirplaneLD-COL-0050-CTLFireability-11
lola: time limit : 888 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for AirplaneLD-COL-0050-CTLFireability-11
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 AirplaneLD-COL-0050-CTLFireability-04
lola: time limit : 1776 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for AirplaneLD-COL-0050-CTLFireability-04
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 AirplaneLD-COL-0050-CTLFireability-03
lola: time limit : 3553 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-11: CONJ false CTL model checker
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 4/3553 2/32 AirplaneLD-COL-0050-CTLFireability-03 429507 m, 85901 m/sec, 1624080 t fired, .
Time elapsed: 51 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-11: CONJ false CTL model checker
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 9/3553 5/32 AirplaneLD-COL-0050-CTLFireability-03 995667 m, 113232 m/sec, 3845744 t fired, .
Time elapsed: 56 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-11: CONJ false CTL model checker
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 14/3553 8/32 AirplaneLD-COL-0050-CTLFireability-03 1562265 m, 113319 m/sec, 6080656 t fired, .
Time elapsed: 61 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-11: CONJ false CTL model checker
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 19/3553 10/32 AirplaneLD-COL-0050-CTLFireability-03 2124633 m, 112473 m/sec, 8310536 t fired, .
Time elapsed: 66 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-11: CONJ false CTL model checker
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 24/3553 13/32 AirplaneLD-COL-0050-CTLFireability-03 2794260 m, 133925 m/sec, 10663543 t fired, .
Time elapsed: 71 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-11: CONJ false CTL model checker
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 29/3553 17/32 AirplaneLD-COL-0050-CTLFireability-03 3490912 m, 139330 m/sec, 13034375 t fired, .
Time elapsed: 76 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-11: CONJ false CTL model checker
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 34/3553 20/32 AirplaneLD-COL-0050-CTLFireability-03 4175628 m, 136943 m/sec, 15403490 t fired, .
Time elapsed: 81 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-11: CONJ false CTL model checker
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 39/3553 21/32 AirplaneLD-COL-0050-CTLFireability-03 4401122 m, 45098 m/sec, 17071001 t fired, .
Time elapsed: 86 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-11: CONJ false CTL model checker
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 44/3553 21/32 AirplaneLD-COL-0050-CTLFireability-03 4433669 m, 6509 m/sec, 19022942 t fired, .
Time elapsed: 91 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-11: CONJ false CTL model checker
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 49/3553 21/32 AirplaneLD-COL-0050-CTLFireability-03 4469409 m, 7148 m/sec, 21006753 t fired, .
Time elapsed: 96 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 10 (type EXCL) for AirplaneLD-COL-0050-CTLFireability-03
lola: result : true
lola: markings : 4471222
lola: fired transitions : 21141133
lola: time used : 49.000000
lola: memory pages used : 21
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0050-CTLFireability-00: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-01: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-02: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-03: CTL true CTL model checker
AirplaneLD-COL-0050-CTLFireability-04: CTL false CTL model checker
AirplaneLD-COL-0050-CTLFireability-05: INITIAL false preprocessing
AirplaneLD-COL-0050-CTLFireability-06: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-07: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-08: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-09: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-10: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-11: CONJ false CTL model checker
AirplaneLD-COL-0050-CTLFireability-12: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-13: INITIAL false skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-14: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0050-CTLFireability-15: INITIAL true skeleton: preprocessing
Time elapsed: 96 secs. Pages in use: 21
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-0050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is AirplaneLD-COL-0050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037985700188"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-0050.tgz
mv AirplaneLD-COL-0050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;