fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r004-tall-162037985400044
Last Updated
Jun 28, 2021

About the Execution of LoLA for ASLink-PT-03a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2368.892 440495.00 446223.00 988.90 FTT?TTFFF?F?FTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r004-tall-162037985400044.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is ASLink-PT-03a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037985400044
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 704K
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 104K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.8K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 86K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 15:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Mar 28 15:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Mar 28 15:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 15:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.2K Mar 23 01:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 16K Mar 23 01:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Mar 22 09:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 13K Mar 22 09:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 09:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 4 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 357K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ASLink-PT-03a-CTLFireability-00
FORMULA_NAME ASLink-PT-03a-CTLFireability-01
FORMULA_NAME ASLink-PT-03a-CTLFireability-02
FORMULA_NAME ASLink-PT-03a-CTLFireability-03
FORMULA_NAME ASLink-PT-03a-CTLFireability-04
FORMULA_NAME ASLink-PT-03a-CTLFireability-05
FORMULA_NAME ASLink-PT-03a-CTLFireability-06
FORMULA_NAME ASLink-PT-03a-CTLFireability-07
FORMULA_NAME ASLink-PT-03a-CTLFireability-08
FORMULA_NAME ASLink-PT-03a-CTLFireability-09
FORMULA_NAME ASLink-PT-03a-CTLFireability-10
FORMULA_NAME ASLink-PT-03a-CTLFireability-11
FORMULA_NAME ASLink-PT-03a-CTLFireability-12
FORMULA_NAME ASLink-PT-03a-CTLFireability-13
FORMULA_NAME ASLink-PT-03a-CTLFireability-14
FORMULA_NAME ASLink-PT-03a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620717418026

starting LoLA
BK_INPUT ASLink-PT-03a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA ASLink-PT-03a-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-03a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-03a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-03a-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-03a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-03a-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-03a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-03a-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-03a-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-03a-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-03a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-03a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ASLink-PT-03a-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620717858521

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: LAUNCH task # 8 (type EXCL) for 7 ASLink-PT-03a-CTLFireability-01
lola: time limit : 159 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for ASLink-PT-03a-CTLFireability-01
lola: result : true
lola: markings : 129
lola: fired transitions : 134
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 24 (type EXCL) for 23 ASLink-PT-03a-CTLFireability-05
lola: time limit : 197 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 24 (type EXCL) for ASLink-PT-03a-CTLFireability-05
lola: result : true
lola: markings : 24
lola: fired transitions : 23
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:746
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 54 (type EXCL) for 53 ASLink-PT-03a-CTLFireability-15
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 57 (type FNDP) for 10 ASLink-PT-03a-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 10 ASLink-PT-03a-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 10 ASLink-PT-03a-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 54 (type EXCL) for ASLink-PT-03a-CTLFireability-15
lola: result : false
lola: markings : 129
lola: fired transitions : 258
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 ASLink-PT-03a-CTLFireability-12
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for ASLink-PT-03a-CTLFireability-12
lola: result : false
lola: markings : 129
lola: fired transitions : 130
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 ASLink-PT-03a-CTLFireability-11
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type SRCH) for ASLink-PT-03a-CTLFireability-02
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 57 (type FNDP) for ASLink-PT-03a-CTLFireability-02
lola: result : true
lola: fired transitions : 104
lola: tried executions : 4
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 58 (type EQUN) for ASLink-PT-03a-CTLFireability-02 (obsolete)
lola: FINISHED task # 58 (type EQUN) for ASLink-PT-03a-CTLFireability-02
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 3/257 2/32 ASLink-PT-03a-CTLFireability-11 328267 m, 65653 m/sec, 999900 t fired, .

Time elapsed: 250 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 8/257 5/32 ASLink-PT-03a-CTLFireability-11 799996 m, 94345 m/sec, 2713504 t fired, .

Time elapsed: 255 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 13/257 7/32 ASLink-PT-03a-CTLFireability-11 1206040 m, 81208 m/sec, 4500364 t fired, .

Time elapsed: 260 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 18/257 9/32 ASLink-PT-03a-CTLFireability-11 1594997 m, 77791 m/sec, 6329880 t fired, .

Time elapsed: 265 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 23/257 11/32 ASLink-PT-03a-CTLFireability-11 1878422 m, 56685 m/sec, 8200191 t fired, .

Time elapsed: 270 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 28/257 13/32 ASLink-PT-03a-CTLFireability-11 2170634 m, 58442 m/sec, 10148098 t fired, .

Time elapsed: 275 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 33/257 14/32 ASLink-PT-03a-CTLFireability-11 2441634 m, 54200 m/sec, 12099231 t fired, .

Time elapsed: 280 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 38/257 16/32 ASLink-PT-03a-CTLFireability-11 2714661 m, 54605 m/sec, 13998741 t fired, .

Time elapsed: 285 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 43/257 18/32 ASLink-PT-03a-CTLFireability-11 3149429 m, 86953 m/sec, 15756267 t fired, .

Time elapsed: 290 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 48/257 20/32 ASLink-PT-03a-CTLFireability-11 3453161 m, 60746 m/sec, 17613604 t fired, .

Time elapsed: 295 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 53/257 21/32 ASLink-PT-03a-CTLFireability-11 3774926 m, 64353 m/sec, 19432363 t fired, .

Time elapsed: 300 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 58/257 23/32 ASLink-PT-03a-CTLFireability-11 4039537 m, 52922 m/sec, 21344517 t fired, .

Time elapsed: 305 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 63/257 24/32 ASLink-PT-03a-CTLFireability-11 4297995 m, 51691 m/sec, 23214891 t fired, .

Time elapsed: 310 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 68/257 25/32 ASLink-PT-03a-CTLFireability-11 4599754 m, 60351 m/sec, 25048444 t fired, .

Time elapsed: 315 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 73/257 28/32 ASLink-PT-03a-CTLFireability-11 4994026 m, 78854 m/sec, 26894742 t fired, .

Time elapsed: 320 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 78/257 29/32 ASLink-PT-03a-CTLFireability-11 5278679 m, 56930 m/sec, 28904847 t fired, .

Time elapsed: 325 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 83/257 31/32 ASLink-PT-03a-CTLFireability-11 5550788 m, 54421 m/sec, 30847354 t fired, .

Time elapsed: 330 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for ASLink-PT-03a-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 39 (type EXCL) for 38 ASLink-PT-03a-CTLFireability-10
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for ASLink-PT-03a-CTLFireability-10
lola: result : false
lola: markings : 129
lola: fired transitions : 258
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 ASLink-PT-03a-CTLFireability-09
lola: time limit : 296 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/296 4/32 ASLink-PT-03a-CTLFireability-09 574686 m, 114937 m/sec, 1795264 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/296 6/32 ASLink-PT-03a-CTLFireability-09 1037503 m, 92563 m/sec, 3681649 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/296 8/32 ASLink-PT-03a-CTLFireability-09 1490360 m, 90571 m/sec, 5601513 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 20/296 10/32 ASLink-PT-03a-CTLFireability-09 1920997 m, 86127 m/sec, 7532097 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 25/296 13/32 ASLink-PT-03a-CTLFireability-09 2458954 m, 107591 m/sec, 9302700 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 30/296 15/32 ASLink-PT-03a-CTLFireability-09 2905194 m, 89248 m/sec, 11139956 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 35/296 18/32 ASLink-PT-03a-CTLFireability-09 3348677 m, 88696 m/sec, 13037238 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 40/296 20/32 ASLink-PT-03a-CTLFireability-09 3792174 m, 88699 m/sec, 14936357 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 45/296 23/32 ASLink-PT-03a-CTLFireability-09 4357713 m, 113107 m/sec, 16772962 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 50/296 26/32 ASLink-PT-03a-CTLFireability-09 4953971 m, 119251 m/sec, 18558897 t fired, .

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 55/296 28/32 ASLink-PT-03a-CTLFireability-09 5467308 m, 102667 m/sec, 20365670 t fired, .

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 60/296 31/32 ASLink-PT-03a-CTLFireability-09 5973666 m, 101271 m/sec, 22232628 t fired, .

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for ASLink-PT-03a-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 32 ASLink-PT-03a-CTLFireability-08
lola: time limit : 320 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for ASLink-PT-03a-CTLFireability-08
lola: result : false
lola: markings : 210
lola: fired transitions : 468
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 ASLink-PT-03a-CTLFireability-06
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for ASLink-PT-03a-CTLFireability-06
lola: result : false
lola: markings : 1467
lola: fired transitions : 2663
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 ASLink-PT-03a-CTLFireability-04
lola: time limit : 400 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for ASLink-PT-03a-CTLFireability-04
lola: result : true
lola: markings : 1375
lola: fired transitions : 2294
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 17 ASLink-PT-03a-CTLFireability-03
lola: time limit : 457 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-06: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-08: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/457 5/32 ASLink-PT-03a-CTLFireability-03 939329 m, 187865 m/sec, 1759040 t fired, .

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-06: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-08: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 10/457 9/32 ASLink-PT-03a-CTLFireability-03 1782234 m, 168581 m/sec, 3607087 t fired, .

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-06: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-08: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 15/457 14/32 ASLink-PT-03a-CTLFireability-03 2595020 m, 162557 m/sec, 5470518 t fired, .

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-06: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-08: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 20/457 17/32 ASLink-PT-03a-CTLFireability-03 3378560 m, 156708 m/sec, 7350561 t fired, .

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-06: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-08: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 25/457 21/32 ASLink-PT-03a-CTLFireability-03 4176894 m, 159666 m/sec, 9175957 t fired, .

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-06: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-08: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 30/457 25/32 ASLink-PT-03a-CTLFireability-03 4978000 m, 160221 m/sec, 11006036 t fired, .

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-06: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-08: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 35/457 29/32 ASLink-PT-03a-CTLFireability-03 5756335 m, 155667 m/sec, 12875938 t fired, .

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 18 (type EXCL) for ASLink-PT-03a-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-06: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-08: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ASLink-PT-03a-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ASLink-PT-03a-CTLFireability-02: CONJ 0 1 0 0 5 0 0 1
ASLink-PT-03a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-07: AGEFAG 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ASLink-PT-03a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ASLink-PT-03a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 15 (type EXCL) for 10 ASLink-PT-03a-CTLFireability-02
lola: time limit : 526 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for ASLink-PT-03a-CTLFireability-02
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 3 (type EXCL) for 0 ASLink-PT-03a-CTLFireability-00
lola: time limit : 632 sec
lola: memory limit: 32 pages
lola: FINISHED task # 3 (type EXCL) for ASLink-PT-03a-CTLFireability-00
lola: result : true
lola: markings : 128
lola: fired transitions : 256
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 29 ASLink-PT-03a-CTLFireability-07
lola: time limit : 790 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for ASLink-PT-03a-CTLFireability-07
lola: result : true
lola: markings : 985
lola: fired transitions : 1011
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 ASLink-PT-03a-CTLFireability-13
lola: time limit : 1053 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for ASLink-PT-03a-CTLFireability-13
lola: result : true
lola: markings : 117
lola: fired transitions : 229
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 ASLink-PT-03a-CTLFireability-14
lola: time limit : 1580 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for ASLink-PT-03a-CTLFireability-14
lola: result : false
lola: markings : 167
lola: fired transitions : 195
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 5 (type EXCL) for 0 ASLink-PT-03a-CTLFireability-00
lola: time limit : 3160 sec
lola: memory limit: 32 pages
lola: FINISHED task # 5 (type EXCL) for ASLink-PT-03a-CTLFireability-00
lola: result : false
lola: markings : 117
lola: fired transitions : 702
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ASLink-PT-03a-CTLFireability-00: CONJ false CTL model checker
ASLink-PT-03a-CTLFireability-01: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-02: CONJ true CONJ
ASLink-PT-03a-CTLFireability-03: CTL unknown AGGR
ASLink-PT-03a-CTLFireability-04: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-05: EG true state space / EG
ASLink-PT-03a-CTLFireability-06: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-07: AGEFAG false tscc_search
ASLink-PT-03a-CTLFireability-08: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-09: CTL unknown AGGR
ASLink-PT-03a-CTLFireability-10: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-11: CTL unknown AGGR
ASLink-PT-03a-CTLFireability-12: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-13: CTL true CTL model checker
ASLink-PT-03a-CTLFireability-14: CTL false CTL model checker
ASLink-PT-03a-CTLFireability-15: CTL false CTL model checker


Time elapsed: 440 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ASLink-PT-03a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is ASLink-PT-03a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037985400044"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ASLink-PT-03a.tgz
mv ASLink-PT-03a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;