About the Execution of LoLA for UtilityControlRoom-PT-Z4T4N06
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
7558.852 | 512937.00 | 510353.00 | 875.90 | ????TFFFTTF?TTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r308-tall-162132105100634.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is UtilityControlRoom-PT-Z4T4N06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r308-tall-162132105100634
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.4M
-rw-r--r-- 1 mcc users 152K May 15 08:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 644K May 15 08:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 405K May 15 08:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.5M May 15 08:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 20K May 12 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 73K May 12 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 40K May 12 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 113K May 12 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 May 12 08:13 NewModel
-rw-r--r-- 1 mcc users 16K May 12 04:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 51K May 12 04:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 34K May 11 18:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K May 11 18:14 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 6.2K May 12 04:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 13K May 12 04:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 12 08:13 equiv_col
-rw-r--r-- 1 mcc users 8 May 12 08:13 instance
-rw-r--r-- 1 mcc users 6 May 12 08:13 iscolored
-rw-r--r-- 1 mcc users 191K May 12 08:13 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-00
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-01
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-02
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-03
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-04
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-05
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-06
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-07
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-08
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-09
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-10
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-11
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-12
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-13
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-14
FORMULA_NAME UtilityControlRoom-PT-Z4T4N06-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1621388354112
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z4T4N06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA UtilityControlRoom-PT-Z4T4N06-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N06-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N06-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N06-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N06-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N06-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N06-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N06-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N06-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N06-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N06-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1621388867049
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00
lola: time limit : 115 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type FNDP) for 40 UtilityControlRoom-PT-Z4T4N06-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 40 UtilityControlRoom-PT-Z4T4N06-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SRCH) for 40 UtilityControlRoom-PT-Z4T4N06-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 56 (type FNDP) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-12
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 57 (type EQUN) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-12 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: CANCELED task # 59 (type SRCH) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-12 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: FINISHED task # 57 (type EQUN) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-12
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/224 3/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 464658 m, 92931 m/sec, 1740842 t fired, .
Time elapsed: 17 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/224 5/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 900627 m, 87193 m/sec, 3462440 t fired, .
Time elapsed: 22 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/224 8/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 1315069 m, 82888 m/sec, 5136940 t fired, .
Time elapsed: 27 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/224 10/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 1723411 m, 81668 m/sec, 6782549 t fired, .
Time elapsed: 32 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/224 12/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 2108660 m, 77049 m/sec, 8396340 t fired, .
Time elapsed: 37 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/224 14/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 2452272 m, 68722 m/sec, 9839934 t fired, .
Time elapsed: 42 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/224 15/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 2793988 m, 68343 m/sec, 11270194 t fired, .
Time elapsed: 47 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/224 17/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 3132500 m, 67702 m/sec, 12727516 t fired, .
Time elapsed: 52 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/224 19/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 3481173 m, 69734 m/sec, 14177132 t fired, .
Time elapsed: 57 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/224 21/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 3833703 m, 70506 m/sec, 15667314 t fired, .
Time elapsed: 62 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/224 23/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 4189417 m, 71142 m/sec, 17164532 t fired, .
Time elapsed: 67 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/224 24/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 4529350 m, 67986 m/sec, 18633219 t fired, .
Time elapsed: 72 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/224 26/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 4874892 m, 69108 m/sec, 20096853 t fired, .
Time elapsed: 77 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/224 28/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 5208371 m, 66695 m/sec, 21544303 t fired, .
Time elapsed: 82 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/224 30/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 5544224 m, 67170 m/sec, 22989352 t fired, .
Time elapsed: 87 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/224 31/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 5858198 m, 62794 m/sec, 24341308 t fired, .
Time elapsed: 92 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 UtilityControlRoom-PT-Z4T4N06-CTLFireability-15
lola: time limit : 233 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-15
lola: result : true
lola: markings : 24
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 UtilityControlRoom-PT-Z4T4N06-CTLFireability-14
lola: time limit : 250 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-14
lola: result : true
lola: markings : 24
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 UtilityControlRoom-PT-Z4T4N06-CTLFireability-13
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-13
lola: result : true
lola: markings : 55
lola: fired transitions : 67
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 UtilityControlRoom-PT-Z4T4N06-CTLFireability-09
lola: time limit : 291 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-09
lola: result : true
lola: markings : 52
lola: fired transitions : 56
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 UtilityControlRoom-PT-Z4T4N06-CTLFireability-08
lola: time limit : 318 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-08
lola: result : true
lola: markings : 25
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 UtilityControlRoom-PT-Z4T4N06-CTLFireability-07
lola: time limit : 350 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-07
lola: result : false
lola: markings : 427
lola: fired transitions : 460
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 UtilityControlRoom-PT-Z4T4N06-CTLFireability-06
lola: time limit : 389 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-06
lola: result : false
lola: markings : 43
lola: fired transitions : 138
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 UtilityControlRoom-PT-Z4T4N06-CTLFireability-05
lola: time limit : 437 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-05
lola: result : false
lola: markings : 62
lola: fired transitions : 70
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 UtilityControlRoom-PT-Z4T4N06-CTLFireability-04
lola: time limit : 500 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-04
lola: result : true
lola: markings : 24
lola: fired transitions : 72
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 9 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03
lola: time limit : 583 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/583 3/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 456904 m, 91380 m/sec, 1831766 t fired, .
Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/583 5/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 874755 m, 83570 m/sec, 3601427 t fired, .
Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/583 7/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 1285043 m, 82057 m/sec, 5346784 t fired, .
Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 20/583 10/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 1675544 m, 78100 m/sec, 7067837 t fired, .
Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 25/583 12/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 2074580 m, 79807 m/sec, 8786633 t fired, .
Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 30/583 13/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 2418255 m, 68735 m/sec, 10323069 t fired, .
Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 35/583 15/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 2752781 m, 66905 m/sec, 11837487 t fired, .
Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 40/583 17/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 3099482 m, 69340 m/sec, 13398888 t fired, .
Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 45/583 19/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 3443074 m, 68718 m/sec, 14959147 t fired, .
Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 50/583 20/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 3782684 m, 67922 m/sec, 16513436 t fired, .
Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 55/583 22/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 4124118 m, 68286 m/sec, 18042465 t fired, .
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 60/583 24/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 4446084 m, 64393 m/sec, 19493268 t fired, .
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 65/583 25/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 4750856 m, 60954 m/sec, 20909518 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 70/583 27/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 5074101 m, 64649 m/sec, 22363077 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 75/583 29/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 5379708 m, 61121 m/sec, 23782622 t fired, .
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 80/583 30/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 5698891 m, 63836 m/sec, 25227479 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 85/583 32/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 6017434 m, 63708 m/sec, 26716709 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 12 (type EXCL) for 9 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03
lola: time limit : 682 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 5/682 3/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 508673 m, 101734 m/sec, 1411237 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 10/682 6/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 942123 m, 86690 m/sec, 2696086 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 15/682 8/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 1345576 m, 80690 m/sec, 3920799 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 20/682 10/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 1744884 m, 79861 m/sec, 5130184 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 25/682 12/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 2115891 m, 74201 m/sec, 6313764 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 30/682 14/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 2479266 m, 72675 m/sec, 7474974 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 35/682 16/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 2836529 m, 71452 m/sec, 8618483 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 40/682 18/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 3197418 m, 72177 m/sec, 9789910 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 45/682 19/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 3574088 m, 75334 m/sec, 10970572 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 50/682 21/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 3916129 m, 68408 m/sec, 12100422 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 55/682 23/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 4263811 m, 69536 m/sec, 13214023 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 60/682 25/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 4598464 m, 66930 m/sec, 14323957 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 65/682 27/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 4940124 m, 68332 m/sec, 15416871 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 70/682 28/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 5264190 m, 64813 m/sec, 16495701 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 75/682 30/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 5596396 m, 66441 m/sec, 17577983 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 80/682 32/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 5920558 m, 64832 m/sec, 18652565 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 12 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02
lola: time limit : 832 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/832 2/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 334305 m, 66861 m/sec, 1841889 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/832 4/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 642744 m, 61687 m/sec, 3618303 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/832 6/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 938294 m, 59110 m/sec, 5336779 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/832 7/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 1221832 m, 56707 m/sec, 6989668 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/832 9/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 1489247 m, 53483 m/sec, 8594813 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/832 10/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 1769633 m, 56077 m/sec, 10212945 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/832 12/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 2046569 m, 55387 m/sec, 11880567 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/832 13/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 2320285 m, 54743 m/sec, 13535610 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/832 14/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 2594083 m, 54759 m/sec, 15185460 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/832 16/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 2861384 m, 53460 m/sec, 16804209 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/832 17/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 3124809 m, 52685 m/sec, 18413610 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/832 19/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 3386468 m, 52331 m/sec, 19962066 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/832 20/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 3640885 m, 50883 m/sec, 21493467 t fired, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/832 21/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 3887279 m, 49278 m/sec, 23007190 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/832 22/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 4140546 m, 50653 m/sec, 24518526 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/832 24/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 4386435 m, 49177 m/sec, 26023051 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/832 25/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 4637077 m, 50128 m/sec, 27561395 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/832 26/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 4892258 m, 51036 m/sec, 29100805 t fired, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/832 28/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 5141965 m, 49941 m/sec, 30635337 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 100/832 29/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 5396913 m, 50989 m/sec, 32189242 t fired, .
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 105/832 30/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 5648805 m, 50378 m/sec, 33726557 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 110/832 31/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 5902964 m, 50831 m/sec, 35274575 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-PT-Z4T4N06-CTLFireability-01
lola: time limit : 1071 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1071 4/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-01 878252 m, 175650 m/sec, 1849517 t fired, .
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/1071 8/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-01 1656204 m, 155590 m/sec, 3780297 t fired, .
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/1071 11/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-01 2339831 m, 136725 m/sec, 5691846 t fired, .
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/1071 15/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-01 2981302 m, 128294 m/sec, 7545548 t fired, .
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/1071 17/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-01 3587850 m, 121309 m/sec, 9418407 t fired, .
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/1071 20/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-01 4110636 m, 104557 m/sec, 11355430 t fired, .
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/1071 23/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-01 4623384 m, 102549 m/sec, 13251821 t fired, .
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/1071 25/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-01 5135449 m, 102413 m/sec, 15015295 t fired, .
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/1071 27/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-01 5618945 m, 96699 m/sec, 16824868 t fired, .
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/1071 30/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-01 6077056 m, 91622 m/sec, 18573030 t fired, .
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/1071 32/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-01 6537816 m, 92152 m/sec, 20311340 t fired, .
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 UtilityControlRoom-PT-Z4T4N06-CTLFireability-11
lola: time limit : 1576 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 5/1576 4/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-11 819591 m, 163918 m/sec, 1484904 t fired, .
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 10/1576 7/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-11 1506442 m, 137370 m/sec, 2843983 t fired, .
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 15/1576 9/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-11 2184385 m, 135588 m/sec, 4227383 t fired, .
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 20/1576 12/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-11 2856264 m, 134375 m/sec, 5623927 t fired, .
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 25/1576 14/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-11 3511658 m, 131078 m/sec, 7009570 t fired, .
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 30/1576 17/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-11 4131604 m, 123989 m/sec, 8336992 t fired, .
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 35/1576 19/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-11 4710396 m, 115758 m/sec, 9593144 t fired, .
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 40/1576 22/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-11 5314905 m, 120901 m/sec, 10919430 t fired, .
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 45/1576 24/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-11 5909751 m, 118969 m/sec, 12235908 t fired, .
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 50/1576 26/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-11 6463317 m, 110713 m/sec, 13472479 t fired, .
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 55/1576 28/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-11 7037472 m, 114831 m/sec, 14764990 t fired, .
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 AGEF EXCL 60/1576 31/32 UtilityControlRoom-PT-Z4T4N06-CTLFireability-11 7611124 m, 114730 m/sec, 16059783 t fired, .
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 UtilityControlRoom-PT-Z4T4N06-CTLFireability-10
lola: time limit : 3088 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for UtilityControlRoom-PT-Z4T4N06-CTLFireability-10
lola: result : false
lola: markings : 2122
lola: fired transitions : 8158
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N06-CTLFireability-00: CTL unknown AGGR
UtilityControlRoom-PT-Z4T4N06-CTLFireability-01: CTL unknown AGGR
UtilityControlRoom-PT-Z4T4N06-CTLFireability-02: CTL unknown AGGR
UtilityControlRoom-PT-Z4T4N06-CTLFireability-03: DISJ unknown DISJ
UtilityControlRoom-PT-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-05: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-11: AGEF unknown AGGR
UtilityControlRoom-PT-Z4T4N06-CTLFireability-12: DISJ true findpath
UtilityControlRoom-PT-Z4T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N06-CTLFireability-15: CTL true CTL model checker
Time elapsed: 512 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T4N06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z4T4N06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r308-tall-162132105100634"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T4N06.tgz
mv UtilityControlRoom-PT-Z4T4N06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;