MCC'2021- Execution of r308-tall-162132105100594

About the Execution of LoLA for UtilityControlRoom-PT-Z4T3N06

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
8892.699	677497.00	662640.00	1329.10	TT????T?F??TTF?F	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r308-tall-1621
Waiting for the VM to be ready (probing ssh)
................................................
==========================
Generated by BenchKit 2-4028
Executing tool lola
Input is UtilityControlRoom-PT-Z4T3N06,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r308-tall-162132105100594
================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.6M
-rw-r--r-- 1 mcc users 136K May 15 08:57
-rw-r--r-- 1 mcc users 604K May 15 08:57
-rw-r--r-- 1 mcc users 266K May 15 08:57
-rw-r--r-- 1 mcc users 990K May 15 08:57
-rw-r--r-- 1 mcc users 21K May 12 08:04
-rw-r--r-- 1 mcc users 72K May 12 08:04
-rw-r--r-- 1 mcc users 26K May 12 08:04
-rw-r--r-- 1 mcc users 85K May 12 08:04
-rw-r--r-- 1 mcc users 1 May 12 08:13
-rw-r--r-- 1 mcc users 19K May 12 04:37
-rw-r--r-- 1 mcc users 59K May 12 04:37
-rw-r--r-- 1 mcc users 25K May 11 18:10
-rw-r--r-- 1 mcc users 73K May 11 18:10
-rw-r--r-- 1 mcc users 4.6K May 12 04:43
-rw-r--r-- 1 mcc users 9.4K May 12 04:43
-rw-r--r-- 1 mcc users 5 May 12 08:13
-rw-r--r-- 1 mcc users 8 May 12 08:13
-rw-r--r-- 1 mcc users 6 May 12 08:13
-rw-r--r-- 1 mcc users 191K May 12 08:13

--------------------
content from stdout:

=== Data for post analysis generated by

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T3N06-CTLFi

=== Now, execution of the tool begins

BK_START 1621386081126

starting LoLA
BK_INPUT UtilityControlRoom-PT-Z4T3N06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA UtilityControlRoom-PT-Z4T3N06-CTLFireability-13

FORMULA UtilityControlRoom-PT-Z4T3N06-CTLFireability-12

FORMULA UtilityControlRoom-PT-Z4T3N06-CTLFireability-08

FORMULA UtilityControlRoom-PT-Z4T3N06-CTLFireability-06

FORMULA UtilityControlRoom-PT-Z4T3N06-CTLFireability-11

FORMULA UtilityControlRoom-PT-Z4T3N06-CTLFireability-00

FORMULA UtilityControlRoom-PT-Z4T3N06-CTLFireability-15

FORMULA UtilityControlRoom-PT-Z4T3N06-CTLFireability-01

BK_STOP 1621386758623

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/mod
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/mode
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: LAUNCH task # 44 (type EXCL) for
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: FINISHED task # 44 (type EXCL)
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 5/224 5/32

Time elapsed: 12 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 10/224 9/32

Time elapsed: 17 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 15/224 13/32

Time elapsed: 22 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 20/224 17/32

Time elapsed: 27 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 25/224 20/32

Time elapsed: 32 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 30/224 23/32

Time elapsed: 37 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 35/224 26/32

Time elapsed: 42 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 40/224 29/32

Time elapsed: 47 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 45/224 32/32

Time elapsed: 52 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL)
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for
lola: time limit : 236 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
47 CTL EXCL 5/236 4/32

Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
47 CTL EXCL 10/236 6/32

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
47 CTL EXCL 15/236 9/32

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
47 CTL EXCL 20/236 12/32

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
47 CTL EXCL 25/236 16/32

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
47 CTL EXCL 30/236 19/32

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
47 CTL EXCL 35/236 22/32

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
47 CTL EXCL 40/236 26/32

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
47 CTL EXCL 45/236 29/32

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
47 CTL EXCL 50/236 32/32

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL)
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for
lola: time limit : 249 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL)
lola: result : false
lola: markings : 24
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for
lola: time limit : 268 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL)
lola: result : true
lola: markings : 26
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for
lola: time limit : 290 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
31 CTL EXCL 5/290 4/32

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
31 CTL EXCL 10/290 7/32

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
31 CTL EXCL 15/290 10/32

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
31 CTL EXCL 20/290 13/32

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
31 CTL EXCL 25/290 16/32

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
31 CTL EXCL 30/290 18/32

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
31 CTL EXCL 35/290 21/32

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
31 CTL EXCL 40/290 23/32

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
31 CTL EXCL 45/290 26/32

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
31 CTL EXCL 50/290 28/32

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
31 CTL EXCL 55/290 30/32

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for
lola: time limit : 311 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL)
lola: result : false
lola: markings : 24
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for
lola: time limit : 342 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL)
lola: result : true
lola: markings : 61
lola: fired transitions : 251
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for
lola: time limit : 380 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 5/380 3/32

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 10/380 6/32

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 15/380 8/32

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 20/380 10/32

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 25/380 12/32

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 30/380 14/32

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 35/380 16/32

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 40/380 18/32

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 45/380 20/32

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 50/380 22/32

Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 55/380 24/32

Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 60/380 26/32

Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 65/380 28/32

Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 70/380 30/32

Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 75/380 32/32

Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for
lola: time limit : 418 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 5/418 2/32

Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 10/418 3/32

Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 15/418 4/32

Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 20/418 5/32

Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 25/418 6/32

Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 30/418 7/32

Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 35/418 8/32

Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 40/418 9/32

Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 45/418 10/32

Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 50/418 11/32

Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 55/418 12/32

Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 60/418 13/32

Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 65/418 14/32

Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 70/418 15/32

Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 75/418 16/32

Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 80/418 17/32

Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 85/418 18/32

Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 90/418 19/32

Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 95/418 19/32

Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 100/418 20/32

Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 105/418 21/32

Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 110/418 22/32

Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 115/418 23/32

Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 120/418 24/32

Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 125/418 25/32

Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 130/418 26/32

Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 135/418 27/32

Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 140/418 28/32

Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 145/418 28/32

Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 150/418 29/32

Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 155/418 30/32

Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 160/418 31/32

Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
13 CTL EXCL 165/418 32/32

Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for
lola: time limit : 454 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 5/454 3/32

Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 10/454 5/32

Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 15/454 7/32

Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 20/454 9/32

Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 25/454 11/32

Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 30/454 13/32

Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 35/454 15/32

Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 40/454 17/32

Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 45/454 19/32

Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 50/454 21/32

Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 55/454 22/32

Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 60/454 24/32

Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 65/454 26/32

Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 70/454 28/32

Time elapsed: 492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 75/454 29/32

Time elapsed: 497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 80/454 31/32

Time elapsed: 502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
10 CTL EXCL 85/454 32/32

Time elapsed: 507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for
lola: time limit : 514 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 5/514 3/32

Time elapsed: 517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 10/514 5/32

Time elapsed: 522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 15/514 7/32

Time elapsed: 527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 20/514 9/32

Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 25/514 11/32

Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 30/514 13/32

Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 35/514 15/32

Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 40/514 16/32

Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 45/514 18/32

Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 50/514 20/32

Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 55/514 22/32

Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 60/514 23/32

Time elapsed: 572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 65/514 25/32

Time elapsed: 577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 70/514 27/32

Time elapsed: 582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 75/514 28/32

Time elapsed: 587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 80/514 30/32

Time elapsed: 592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 85/514 32/32

Time elapsed: 597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for
lola: time limit : 599 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL)
lola: result : true
lola: markings : 45
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for
lola: time limit : 749 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for
lola: result : true
lola: markings : 18
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for
lola: time limit : 999 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL)
lola: result : false
lola: markings : 39
lola: fired transitions : 74
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for
lola: time limit : 1499 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 5/1499 4/32

Time elapsed: 607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 10/1499 6/32

Time elapsed: 612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 15/1499 9/32

Time elapsed: 617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 20/1499 11/32

Time elapsed: 622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 25/1499 13/32

Time elapsed: 627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 30/1499 15/32

Time elapsed: 632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 35/1499 17/32

Time elapsed: 637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 40/1499 20/32

Time elapsed: 642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 45/1499 22/32

Time elapsed: 647 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 50/1499 24/32

Time elapsed: 652 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 55/1499 26/32

Time elapsed: 657 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 60/1499 28/32

Time elapsed: 662 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 65/1499 29/32

Time elapsed: 667 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 70/1499 31/32

Time elapsed: 672 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 677 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for
lola: time limit : 2923 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for
lola: result : true
lola: markings : 44
lola: fired transitions : 94
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T3N06-CTLFireability-00:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-01:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-02:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-03:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-04:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-05:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-06:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-07:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-08:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-09:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-10:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-11:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-12:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-13:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-14:
UtilityControlRoom-PT-Z4T3N06-CTLFireability-15:

Time elapsed: 677 secs. Pages in use: 32
32105100594.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... =========================================== examination is CTLFireability ===================== CTLCardinality.txt CTLCardinality.xml CTLFireability.txt CTLFireability.xml LTLCardinality.txt LTLCardinality.xml LTLFireability.txt LTLFireability.xml NewModel ReachabilityCardinality.txt ReachabilityCardinality.xml ReachabilityFireability.txt ReachabilityFireability.xml UpperBounds.txt UpperBounds.xml equiv_col instance iscolored model.pnml BenchKit (invocation template) vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT el.pnml l.pnml /CTLFireability.xml k:325 k:328 k:296 k:547 k:457 k:322 k:328 k:296 k:325 k:331 k:299 k:322 k:334 k:296 k:394 k:478 k:325 k:337 k:296 k:322 k:328 k:296 k:253 k:445 k:547 k:547 k:445 k:394 k:317 k:322 k:328 k:325 k:337 k:296 k:296 k:322 k:331 k:325 k:337 k:296 k:296 k:250 k:317 k:296 k:325 k:334 k:296 k:314 k:299 k:322 k:334 k:299 k:317 k:322 k:334 k:296 k:296 k:394 k:253 k:250 k:250 k:250 k:451 k:322 k:331 k:314 k:325 k:331 k:296 k:314 k:322 k:328 k:296 k:296 k:317 k:322 k:331 k:296 k:296 k:325 k:337 k:296 k:296 k:322 k:328 k:296 k:472 k:253 k:475 k:544 k:397 k:400 k:322 k:331 k:296 k:322 k:337 k:296 k:296 k:253 k:253 k:553 k:553 k:553 k:325 k:334 k:296 k:439 k:325 k:328 k:296 k:322 k:331 k:299 k:469 k:325 k:334 k:296 k:250 k:250 k:325 k:328 k:322 k:331 k:296 places removed k:809 k:813 k:806 k:806 39 UtilityControlRoom-PT-Z4T3N06-CTLFireability-13 k:812 k:811 for UtilityControlRoom-PT-Z4T3N06-CTLFireability-13 27 UtilityControlRoom-PT-Z4T3N06-CTLFireability-09 k:806 k:815 k:806 k:807 k:808 k:811 k:808 k:806 k:813 k:811 k:813 k:806 k:808 k:806 k:806 k:813 k:809 k:808 k:806 k:807 k:807 k:807 k:812 k:807 k:806 k:806 k:810 k:807 k:814 k:807 k:812 k:806 k:808 k:806 k:806 k:806 k:807 k:815 k:806 k:815 k:808 k:809 k:806 k:807 k:813 k:806 k:807 k:811 k:813 k:813 k:813 k:812 k:811 k:811 k:807 k:812 k:814 k:814 k:808 k:806 k:813 k:807 k:809 k:814 k:813 k:806 k:808 k:812 k:807 k:813 k:807 k:813 k:807 k:807 k:806 k:807 k:806 k:813 k:814 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-09 1059858 m, 211971 m/sec, 2597722 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-09 1967569 m, 181542 m/sec, 5013780 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-09 2823275 m, 171141 m/sec, 7353100 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-09 3635583 m, 162461 m/sec, 9616548 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-09 4410403 m, 154964 m/sec, 11809355 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-09 5163714 m, 150662 m/sec, 13962041 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-09 5903986 m, 148054 m/sec, 16107506 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-09 6550156 m, 129234 m/sec, 17992863 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-09 7253830 m, 140734 m/sec, 20055642 t fired, . for UtilityControlRoom-PT-Z4T3N06-CTLFireability-09 (memory limit exceeded) VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS 46 UtilityControlRoom-PT-Z4T3N06-CTLFireability-14 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-14 622057 m, 124411 m/sec, 2472785 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-14 1186788 m, 112946 m/sec, 4775943 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-14 1724193 m, 107481 m/sec, 6983494 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-14 2334333 m, 122028 m/sec, 8726394 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-14 3083116 m, 149756 m/sec, 10636733 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-14 3808221 m, 145021 m/sec, 12527430 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-14 4509340 m, 140223 m/sec, 14405055 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-14 5202664 m, 138664 m/sec, 16271810 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-14 5882511 m, 135969 m/sec, 18121735 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-14 6548857 m, 133269 m/sec, 19963547 t fired, . for UtilityControlRoom-PT-Z4T3N06-CTLFireability-14 (memory limit exceeded) VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS 39 UtilityControlRoom-PT-Z4T3N06-CTLFireability-13 for UtilityControlRoom-PT-Z4T3N06-CTLFireability-13 36 UtilityControlRoom-PT-Z4T3N06-CTLFireability-12 for UtilityControlRoom-PT-Z4T3N06-CTLFireability-12 30 UtilityControlRoom-PT-Z4T3N06-CTLFireability-10 VALUE PRODUCED BY CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-10 722284 m, 144456 m/sec, 1900010 t fired, . VALUE PRODUCED BY CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-10 1345164 m, 124576 m/sec, 3635297 t fired, . VALUE PRODUCED BY CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-10 1929195 m, 116806 m/sec, 5294705 t fired, . VALUE PRODUCED BY CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-10 2484806 m, 111122 m/sec, 6891909 t fired, . VALUE PRODUCED BY CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-10 3022626 m, 107564 m/sec, 8445726 t fired, . VALUE PRODUCED BY CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-10 3551128 m, 105700 m/sec, 9981882 t fired, . VALUE PRODUCED BY CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-10 4078546 m, 105483 m/sec, 11491241 t fired, . VALUE PRODUCED BY CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-10 4579536 m, 100198 m/sec, 12957504 t fired, . VALUE PRODUCED BY CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-10 5069403 m, 97973 m/sec, 14402446 t fired, . VALUE PRODUCED BY CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-10 5546239 m, 95367 m/sec, 15818901 t fired, . VALUE PRODUCED BY CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-10 6012609 m, 93274 m/sec, 17212089 t fired, . for UtilityControlRoom-PT-Z4T3N06-CTLFireability-10 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS 24 UtilityControlRoom-PT-Z4T3N06-CTLFireability-08 for UtilityControlRoom-PT-Z4T3N06-CTLFireability-08 18 UtilityControlRoom-PT-Z4T3N06-CTLFireability-06 for UtilityControlRoom-PT-Z4T3N06-CTLFireability-06 15 UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 543393 m, 108678 m/sec, 1401650 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 1020198 m, 95361 m/sec, 2714628 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 1459564 m, 87873 m/sec, 3941460 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 1888489 m, 85785 m/sec, 5142754 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 2318059 m, 85914 m/sec, 6365747 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 2738701 m, 84128 m/sec, 7575223 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 3153035 m, 82866 m/sec, 8786863 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 3562733 m, 81939 m/sec, 9985568 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 3962850 m, 80023 m/sec, 11165795 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 4355249 m, 78479 m/sec, 12326826 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 4745000 m, 77950 m/sec, 13476968 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 5140616 m, 79123 m/sec, 14631544 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 5527511 m, 77379 m/sec, 15780203 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 5907477 m, 75993 m/sec, 16898150 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 6278887 m, 74282 m/sec, 18013594 t fired, . for UtilityControlRoom-PT-Z4T3N06-CTLFireability-05 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS 12 UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 225411 m, 45082 m/sec, 2165691 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 441837 m, 43285 m/sec, 4252778 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 653635 m, 42359 m/sec, 6311851 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 860605 m, 41394 m/sec, 8340605 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 1065791 m, 41037 m/sec, 10362571 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 1268605 m, 40562 m/sec, 12360990 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 1469405 m, 40160 m/sec, 14349336 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 1666761 m, 39471 m/sec, 16291946 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 1863768 m, 39401 m/sec, 18233070 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 2060753 m, 39397 m/sec, 20183764 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 2253780 m, 38605 m/sec, 22108923 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 2446750 m, 38594 m/sec, 24021179 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 2637198 m, 38089 m/sec, 25925837 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 2829684 m, 38497 m/sec, 27834450 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 3017553 m, 37573 m/sec, 29731740 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 3204128 m, 37315 m/sec, 31613858 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 3391600 m, 37494 m/sec, 33492293 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 3577565 m, 37193 m/sec, 35369737 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 3764163 m, 37319 m/sec, 37245278 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 3949014 m, 36970 m/sec, 39102001 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 4132955 m, 36788 m/sec, 40959034 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 4316578 m, 36724 m/sec, 42810225 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 4498959 m, 36476 m/sec, 44650990 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 4682352 m, 36678 m/sec, 46500284 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 4864448 m, 36419 m/sec, 48336708 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 5048285 m, 36767 m/sec, 50166897 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 5232567 m, 36856 m/sec, 52016878 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 5414379 m, 36362 m/sec, 53847068 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 5595851 m, 36294 m/sec, 55672590 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 5775305 m, 35890 m/sec, 57475304 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 5954011 m, 35741 m/sec, 59272887 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 6129660 m, 35129 m/sec, 61063351 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 6307032 m, 35474 m/sec, 62855236 t fired, . for UtilityControlRoom-PT-Z4T3N06-CTLFireability-04 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS 9 UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 455947 m, 91189 m/sec, 1816870 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 879696 m, 84749 m/sec, 3566918 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 1300351 m, 84131 m/sec, 5275072 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 1702718 m, 80473 m/sec, 6947837 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 2098474 m, 79151 m/sec, 8582884 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 2488866 m, 78078 m/sec, 10191450 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 2876529 m, 77532 m/sec, 11788975 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 3251962 m, 75086 m/sec, 13348071 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 3630581 m, 75723 m/sec, 14885620 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 3998213 m, 73526 m/sec, 16394582 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 4360207 m, 72398 m/sec, 17906117 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 4722109 m, 72380 m/sec, 19411989 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 5076420 m, 70862 m/sec, 20872220 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 5423217 m, 69359 m/sec, 22308749 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 5766006 m, 68557 m/sec, 23729811 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 6103271 m, 67453 m/sec, 25140543 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 6437909 m, 66927 m/sec, 26535445 t fired, . for UtilityControlRoom-PT-Z4T3N06-CTLFireability-03 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS 6 UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 467582 m, 93516 m/sec, 1873099 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 888318 m, 84147 m/sec, 3629413 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 1288838 m, 80104 m/sec, 5319298 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 1681038 m, 78440 m/sec, 6968454 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 2062343 m, 76261 m/sec, 8584880 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 2433752 m, 74281 m/sec, 10174273 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 2797432 m, 72736 m/sec, 11740699 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 3156862 m, 71886 m/sec, 13303679 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 3509193 m, 70466 m/sec, 14840981 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 3859750 m, 70111 m/sec, 16367476 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 4205494 m, 69148 m/sec, 17869983 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 4549044 m, 68710 m/sec, 19368709 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 4892198 m, 68630 m/sec, 20871002 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 5241065 m, 69773 m/sec, 22373503 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 5583066 m, 68400 m/sec, 23853424 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 5914877 m, 66362 m/sec, 25296303 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 6237456 m, 64515 m/sec, 26727389 t fired, . UtilityControlRoom-PT-Z4T3N06-CTLFireability-02 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker DISJ false DISJ IDL ACT RUN SUS FIN C/T C/M OBS EG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 EG 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 STATUS 33 UtilityControlRoom-PT-Z4T3N06-CTLFireability-11 for UtilityControlRoom-PT-Z4T3N06-CTLFireability-11 0 UtilityControlRoom-PT-Z4T3N06-CTLFireability-00 UtilityControlRoom-PT-Z4T3N06-CTLFireability-00 49 UtilityControlRoom-PT-Z4T3N06-CTLFireability-15 for UtilityControlRoom-PT-Z4T3N06-CTLFireability-15 21 UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 575624 m, 115124 m/sec, 1774945 t fired, . VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 1087216 m, 102318 m/sec, 3414297 t fired, . VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 1571922 m, 96941 m/sec, 4988951 t fired, . VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 2039770 m, 93569 m/sec, 6505875 t fired, . VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 2488787 m, 89803 m/sec, 7988387 t fired, . VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 2926973 m, 87637 m/sec, 9460462 t fired, . VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 3357266 m, 86058 m/sec, 10920380 t fired, . VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 3778558 m, 84258 m/sec, 12353388 t fired, . VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 4193075 m, 82903 m/sec, 13762850 t fired, . VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 4601680 m, 81721 m/sec, 15165708 t fired, . VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 5006732 m, 81010 m/sec, 16551012 t fired, . VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 5415029 m, 81659 m/sec, 17945752 t fired, . VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 5813905 m, 79775 m/sec, 19306865 t fired, . VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 6196421 m, 76503 m/sec, 20639541 t fired, . for UtilityControlRoom-PT-Z4T3N06-CTLFireability-07 (memory limit exceeded) VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL false CTL model checker EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL false CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS 3 UtilityControlRoom-PT-Z4T3N06-CTLFireability-01 UtilityControlRoom-PT-Z4T3N06-CTLFireability-01 VALUE PRODUCED BY EG true state space / EG CTL true CTL model checker CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL true CTL model checker CTL unknown AGGR CTL false CTL model checker CTL unknown AGGR CTL unknown AGGR EG true state space / EG CTL true CTL model checker DISJ false DISJ CTL unknown AGGR CTL false CTL model checker

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T3N06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z4T3N06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r308-tall-162132105100594"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T3N06.tgz
mv UtilityControlRoom-PT-Z4T3N06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;