About the Execution of LoLA for UtilityControlRoom-PT-Z2T4N06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3832.384 | 126222.00 | 127519.00 | 247.00 | FFFTFTTFFFT?FT?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r308-tall-162132105000570.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is UtilityControlRoom-PT-Z2T4N06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r308-tall-162132105000570
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 46K May 15 08:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 216K May 15 08:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 94K May 15 08:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 375K May 15 08:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 12K May 12 08:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 51K May 12 08:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 12 08:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 39K May 12 08:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 May 12 08:13 NewModel
-rw-r--r-- 1 mcc users 9.8K May 12 04:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 33K May 12 04:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K May 11 18:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 48K May 11 18:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.4K May 12 04:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.8K May 12 04:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 12 08:13 equiv_col
-rw-r--r-- 1 mcc users 8 May 12 08:13 instance
-rw-r--r-- 1 mcc users 6 May 12 08:13 iscolored
-rw-r--r-- 1 mcc users 70K May 12 08:13 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-00
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-01
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-02
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-03
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-04
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-05
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-06
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-07
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-08
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-09
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-10
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-11
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-12
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-13
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-14
FORMULA_NAME UtilityControlRoom-PT-Z2T4N06-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1621382491141
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z2T4N06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z2T4N06-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1621382617363
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z2T4N06-CTLFireability-00
lola: time limit : 89 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-00
lola: result : false
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 83 (type EXCL) for 6 UtilityControlRoom-PT-Z2T4N06-CTLFireability-02
lola: time limit : 97 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 81 (type FNDP) for 6 UtilityControlRoom-PT-Z2T4N06-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 6 UtilityControlRoom-PT-Z2T4N06-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 84 (type SRCH) for 6 UtilityControlRoom-PT-Z2T4N06-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 83 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-02
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 81 (type FNDP) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-02 (obsolete)
lola: CANCELED task # 82 (type EQUN) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-02 (obsolete)
lola: CANCELED task # 84 (type SRCH) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-02 (obsolete)
lola: FINISHED task # 84 (type SRCH) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-02
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 85 (type EXCL) for 9 UtilityControlRoom-PT-Z2T4N06-CTLFireability-03
lola: time limit : 116 sec
lola: memory limit: 32 pages
lola: FINISHED task # 81 (type FNDP) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-02
lola: result : true
lola: fired transitions : 11
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 87 (type FNDP) for 41 UtilityControlRoom-PT-Z2T4N06-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type EQUN) for 41 UtilityControlRoom-PT-Z2T4N06-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 90 (type SRCH) for 41 UtilityControlRoom-PT-Z2T4N06-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 85 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-03
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 78 (type EXCL) for 77 UtilityControlRoom-PT-Z2T4N06-CTLFireability-15
lola: time limit : 119 sec
lola: memory limit: 32 pages
lola: FINISHED task # 90 (type SRCH) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-07
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 78 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-15
lola: result : false
lola: markings : 36
lola: fired transitions : 37
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 75 (type EXCL) for 74 UtilityControlRoom-PT-Z2T4N06-CTLFireability-14
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: FINISHED task # 87 (type FNDP) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-07
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 88 (type EQUN) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-07 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 88 (type EQUN) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-07
lola: result : unknown
lola: FINISHED task # 82 (type EQUN) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-02
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 5/199 4/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-14 764616 m, 152923 m/sec, 2994148 t fired, .
Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 10/199 7/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-14 1511582 m, 149393 m/sec, 6025783 t fired, .
Time elapsed: 11 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 15/199 10/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-14 2177358 m, 133155 m/sec, 8780026 t fired, .
Time elapsed: 16 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 20/199 13/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-14 2864036 m, 137335 m/sec, 11667347 t fired, .
Time elapsed: 21 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 25/199 16/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-14 3542043 m, 135601 m/sec, 14562230 t fired, .
Time elapsed: 26 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 30/199 19/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-14 4207432 m, 133077 m/sec, 17450251 t fired, .
Time elapsed: 31 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 35/199 21/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-14 4862410 m, 130995 m/sec, 20330626 t fired, .
Time elapsed: 36 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 40/199 24/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-14 5506817 m, 128881 m/sec, 23203842 t fired, .
Time elapsed: 41 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 45/199 27/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-14 6149489 m, 128534 m/sec, 26105235 t fired, .
Time elapsed: 46 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 50/199 30/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-14 6790781 m, 128258 m/sec, 29028523 t fired, .
Time elapsed: 51 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 55/199 32/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-14 7431566 m, 128157 m/sec, 31974665 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 75 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 72 (type EXCL) for 71 UtilityControlRoom-PT-Z2T4N06-CTLFireability-13
lola: time limit : 208 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-13
lola: result : true
lola: markings : 62
lola: fired transitions : 220
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 66 (type EXCL) for 65 UtilityControlRoom-PT-Z2T4N06-CTLFireability-11
lola: time limit : 221 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 5/221 4/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-11 882053 m, 176410 m/sec, 2503640 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 10/221 7/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-11 1604359 m, 144461 m/sec, 4748691 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 15/221 10/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-11 2280820 m, 135292 m/sec, 6929322 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 20/221 13/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-11 2925583 m, 128952 m/sec, 9083078 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 25/221 16/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-11 3547391 m, 124361 m/sec, 11203819 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 30/221 18/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-11 4149371 m, 120396 m/sec, 13321524 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 35/221 21/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-11 4725162 m, 115158 m/sec, 15385483 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 40/221 23/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-11 5284386 m, 111844 m/sec, 17437170 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 45/221 26/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-11 5826698 m, 108462 m/sec, 19479682 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 50/221 28/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-11 6358811 m, 106422 m/sec, 21513949 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 55/221 30/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-11 6887567 m, 105751 m/sec, 23574865 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 60/221 32/32 UtilityControlRoom-PT-Z2T4N06-CTLFireability-11 7409861 m, 104458 m/sec, 25644664 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 66 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ 0 2 0 0 6 0 0 1
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 63 (type EXCL) for 62 UtilityControlRoom-PT-Z2T4N06-CTLFireability-10
lola: time limit : 231 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-10
lola: result : true
lola: markings : 72
lola: fired transitions : 133
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 55 UtilityControlRoom-PT-Z2T4N06-CTLFireability-09
lola: time limit : 248 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-09
lola: result : false
lola: markings : 36
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 52 UtilityControlRoom-PT-Z2T4N06-CTLFireability-08
lola: time limit : 289 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-08
lola: result : false
lola: markings : 1468
lola: fired transitions : 2030
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 41 UtilityControlRoom-PT-Z2T4N06-CTLFireability-07
lola: time limit : 315 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-07
lola: result : false
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 41 UtilityControlRoom-PT-Z2T4N06-CTLFireability-07
lola: time limit : 347 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-07
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 34 UtilityControlRoom-PT-Z2T4N06-CTLFireability-06
lola: time limit : 386 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-06
lola: result : true
lola: markings : 34
lola: fired transitions : 37
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 23 UtilityControlRoom-PT-Z2T4N06-CTLFireability-05
lola: time limit : 496 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-05
lola: result : true
lola: markings : 34
lola: fired transitions : 68
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 UtilityControlRoom-PT-Z2T4N06-CTLFireability-04
lola: time limit : 868 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-04
lola: result : false
lola: markings : 8379
lola: fired transitions : 20288
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 9 UtilityControlRoom-PT-Z2T4N06-CTLFireability-03
lola: time limit : 1158 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-03
lola: result : true
lola: markings : 8885
lola: fired transitions : 17623
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-PT-Z2T4N06-CTLFireability-01
lola: time limit : 1737 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-01
lola: result : false
lola: markings : 168
lola: fired transitions : 342
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 68 UtilityControlRoom-PT-Z2T4N06-CTLFireability-12
lola: time limit : 3474 sec
lola: memory limit: 32 pages
lola: FINISHED task # 69 (type EXCL) for UtilityControlRoom-PT-Z2T4N06-CTLFireability-12
lola: result : false
lola: markings : 67
lola: fired transitions : 141
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-02: AG false state space
UtilityControlRoom-PT-Z2T4N06-CTLFireability-03: DISJ true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-06: DISJ true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-07: CONJ false CONJ
UtilityControlRoom-PT-Z2T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-11: CTL unknown AGGR
UtilityControlRoom-PT-Z2T4N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T4N06-CTLFireability-14: CTL unknown AGGR
UtilityControlRoom-PT-Z2T4N06-CTLFireability-15: CTL false CTL model checker
Time elapsed: 126 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z2T4N06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z2T4N06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r308-tall-162132105000570"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z2T4N06.tgz
mv UtilityControlRoom-PT-Z2T4N06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;