About the Execution of LoLA for MultiCrashLeafsetExtension-PT-S32C02
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16054.319 | 162277.00 | 465400.00 | 81.10 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r289-tall-162124152900715.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is MultiCrashLeafsetExtension-PT-S32C02, examination is UpperBounds
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r289-tall-162124152900715
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 31M
-rw-r--r-- 1 mcc users 39K May 15 08:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 131K May 15 08:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 26K May 15 08:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 88K May 15 08:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.1K May 12 07:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K May 12 07:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K May 12 07:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K May 12 07:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 May 12 08:13 NewModel
-rw-r--r-- 1 mcc users 5.3K May 11 19:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K May 11 19:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.6K May 11 16:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 13K May 11 16:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K May 12 04:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K May 12 04:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 12 08:13 equiv_col
-rw-r--r-- 1 mcc users 7 May 12 08:13 instance
-rw-r--r-- 1 mcc users 6 May 12 08:13 iscolored
-rw-r--r-- 1 mcc users 30M May 12 08:13 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of positive values
NUM_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME gen-UpperBounds-00
FORMULA_NAME gen-UpperBounds-01
FORMULA_NAME gen-UpperBounds-02
FORMULA_NAME gen-UpperBounds-03
FORMULA_NAME gen-UpperBounds-04
FORMULA_NAME gen-UpperBounds-05
FORMULA_NAME gen-UpperBounds-06
FORMULA_NAME gen-UpperBounds-07
FORMULA_NAME gen-UpperBounds-08
FORMULA_NAME gen-UpperBounds-09
FORMULA_NAME gen-UpperBounds-10
FORMULA_NAME gen-UpperBounds-11
FORMULA_NAME gen-UpperBounds-12
FORMULA_NAME gen-UpperBounds-13
FORMULA_NAME gen-UpperBounds-14
FORMULA_NAME gen-UpperBounds-15
=== Now, execution of the tool begins
BK_START 1621312302962
starting LoLA
BK_INPUT MultiCrashLeafsetExtension-PT-S32C02
BK_EXAMINATION: UpperBounds
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
Upper Bounds
BK_STOP 1621312465239
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/UpperBounds.xml
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 6 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 11 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 16 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 21 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 26 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 31 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 36 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 41 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 46 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 51 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 56 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 66 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 81 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 91 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 96 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
gen-UpperBounds-00: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-01: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-02: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-03: BOUND 0 0 0 0 1 0 0 0
gen-UpperBounds-04: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-05: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-06: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-07: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-08: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-09: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-10: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-11: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-12: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-13: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-14: BOUND 0 0 0 0 0 0 0 0
gen-UpperBounds-15: BOUND 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 410 Killed lola --conf=$BIN_DIR/configfiles/upperboundsconf --formula=$DIR/UpperBounds.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S32C02"
export BK_EXAMINATION="UpperBounds"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is MultiCrashLeafsetExtension-PT-S32C02, examination is UpperBounds"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r289-tall-162124152900715"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S32C02.tgz
mv MultiCrashLeafsetExtension-PT-S32C02 execution
cd execution
if [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "UpperBounds" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] || [ "UpperBounds" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "UpperBounds" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "UpperBounds" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "UpperBounds.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property UpperBounds.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "UpperBounds.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] ; then
echo "FORMULA_NAME UpperBounds"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;