About the Execution of LoLA for HirschbergSinclair-PT-10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3768.836 | 731059.00 | 716956.00 | 1429.80 | ??????T?FF??FF?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r289-tall-162124152400402.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is HirschbergSinclair-PT-10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r289-tall-162124152400402
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 804K
-rw-r--r-- 1 mcc users 33K May 15 08:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 160K May 15 08:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 25K May 15 08:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 113K May 15 08:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.7K May 12 07:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 12 07:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.3K May 12 07:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 12 07:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 May 12 08:13 NewModel
-rw-r--r-- 1 mcc users 5.0K May 11 18:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K May 11 18:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.0K May 11 15:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 12K May 11 15:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K May 12 04:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K May 12 04:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 12 08:13 equiv_col
-rw-r--r-- 1 mcc users 3 May 12 08:13 instance
-rw-r--r-- 1 mcc users 6 May 12 08:13 iscolored
-rw-r--r-- 1 mcc users 333K May 12 08:13 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-00
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-01
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-02
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-03
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-04
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-05
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-06
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-07
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-08
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-09
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-10
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-11
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-12
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-13
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-14
FORMULA_NAME HirschbergSinclair-PT-10-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1621273512109
starting LoLA
BK_INPUT HirschbergSinclair-PT-10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA HirschbergSinclair-PT-10-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-10-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-10-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-10-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-10-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1621274243168
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 24 (type EXCL) for 23 HirschbergSinclair-PT-10-CTLFireability-05
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 57 (type FNDP) for 35 HirschbergSinclair-PT-10-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 35 HirschbergSinclair-PT-10-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 35 HirschbergSinclair-PT-10-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 60 (type SRCH) for HirschbergSinclair-PT-10-CTLFireability-09
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 57 (type FNDP) for HirschbergSinclair-PT-10-CTLFireability-09
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 58 (type EQUN) for HirschbergSinclair-PT-10-CTLFireability-09 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 58 (type EQUN) for HirschbergSinclair-PT-10-CTLFireability-09
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 62 (type FNDP) for 44 HirschbergSinclair-PT-10-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type EQUN) for 44 HirschbergSinclair-PT-10-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 65 (type SRCH) for 44 HirschbergSinclair-PT-10-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 62 (type FNDP) for HirschbergSinclair-PT-10-CTLFireability-12
lola: result : true
lola: fired transitions : 57
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 63 (type EQUN) for HirschbergSinclair-PT-10-CTLFireability-12 (obsolete)
lola: CANCELED task # 65 (type SRCH) for HirschbergSinclair-PT-10-CTLFireability-12 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 65 (type SRCH) for HirschbergSinclair-PT-10-CTLFireability-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-63.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 63 (type EQUN) for HirschbergSinclair-PT-10-CTLFireability-12
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/225 3/32 HirschbergSinclair-PT-10-CTLFireability-05 521914 m, 104382 m/sec, 2177976 t fired, .
Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/225 5/32 HirschbergSinclair-PT-10-CTLFireability-05 1002882 m, 96193 m/sec, 4404959 t fired, .
Time elapsed: 10 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/225 7/32 HirschbergSinclair-PT-10-CTLFireability-05 1407641 m, 80951 m/sec, 6559769 t fired, .
Time elapsed: 15 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 20/225 9/32 HirschbergSinclair-PT-10-CTLFireability-05 1818560 m, 82183 m/sec, 8704381 t fired, .
Time elapsed: 20 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 25/225 12/32 HirschbergSinclair-PT-10-CTLFireability-05 2283326 m, 92953 m/sec, 10899146 t fired, .
Time elapsed: 25 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 30/225 14/32 HirschbergSinclair-PT-10-CTLFireability-05 2688671 m, 81069 m/sec, 13047489 t fired, .
Time elapsed: 30 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 35/225 16/32 HirschbergSinclair-PT-10-CTLFireability-05 3071741 m, 76614 m/sec, 15258976 t fired, .
Time elapsed: 35 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 40/225 18/32 HirschbergSinclair-PT-10-CTLFireability-05 3514203 m, 88492 m/sec, 17508797 t fired, .
Time elapsed: 40 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 45/225 20/32 HirschbergSinclair-PT-10-CTLFireability-05 3919013 m, 80962 m/sec, 19677228 t fired, .
Time elapsed: 45 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 50/225 22/32 HirschbergSinclair-PT-10-CTLFireability-05 4319088 m, 80015 m/sec, 21822667 t fired, .
Time elapsed: 50 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 55/225 24/32 HirschbergSinclair-PT-10-CTLFireability-05 4726771 m, 81536 m/sec, 24009859 t fired, .
Time elapsed: 55 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 60/225 26/32 HirschbergSinclair-PT-10-CTLFireability-05 5095245 m, 73694 m/sec, 26134651 t fired, .
Time elapsed: 60 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 65/225 27/32 HirschbergSinclair-PT-10-CTLFireability-05 5428520 m, 66655 m/sec, 28264184 t fired, .
Time elapsed: 65 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 70/225 29/32 HirschbergSinclair-PT-10-CTLFireability-05 5779258 m, 70147 m/sec, 30358361 t fired, .
Time elapsed: 70 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 75/225 30/32 HirschbergSinclair-PT-10-CTLFireability-05 6109150 m, 65978 m/sec, 32463754 t fired, .
Time elapsed: 75 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 80/225 32/32 HirschbergSinclair-PT-10-CTLFireability-05 6472600 m, 72690 m/sec, 34578645 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 24 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 HirschbergSinclair-PT-10-CTLFireability-14
lola: time limit : 234 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/234 6/32 HirschbergSinclair-PT-10-CTLFireability-14 995339 m, 199067 m/sec, 2377057 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/234 10/32 HirschbergSinclair-PT-10-CTLFireability-14 1880504 m, 177033 m/sec, 4638900 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/234 15/32 HirschbergSinclair-PT-10-CTLFireability-14 2722047 m, 168308 m/sec, 6851500 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/234 19/32 HirschbergSinclair-PT-10-CTLFireability-14 3528269 m, 161244 m/sec, 9028328 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/234 23/32 HirschbergSinclair-PT-10-CTLFireability-14 4338896 m, 162125 m/sec, 11186112 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 30/234 27/32 HirschbergSinclair-PT-10-CTLFireability-14 5189135 m, 170047 m/sec, 13407453 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 35/234 31/32 HirschbergSinclair-PT-10-CTLFireability-14 5949759 m, 152124 m/sec, 15582300 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 HirschbergSinclair-PT-10-CTLFireability-11
lola: time limit : 248 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/248 3/32 HirschbergSinclair-PT-10-CTLFireability-11 580563 m, 116112 m/sec, 2652570 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/248 6/32 HirschbergSinclair-PT-10-CTLFireability-11 1111583 m, 106204 m/sec, 5231792 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/248 9/32 HirschbergSinclair-PT-10-CTLFireability-11 1606757 m, 99034 m/sec, 7834840 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/248 11/32 HirschbergSinclair-PT-10-CTLFireability-11 2076166 m, 93881 m/sec, 10395241 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/248 13/32 HirschbergSinclair-PT-10-CTLFireability-11 2531232 m, 91013 m/sec, 12938244 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/248 15/32 HirschbergSinclair-PT-10-CTLFireability-11 2946881 m, 83129 m/sec, 15411447 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 35/248 18/32 HirschbergSinclair-PT-10-CTLFireability-11 3440000 m, 98623 m/sec, 17998245 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 40/248 20/32 HirschbergSinclair-PT-10-CTLFireability-11 3930625 m, 98125 m/sec, 20532626 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 45/248 23/32 HirschbergSinclair-PT-10-CTLFireability-11 4413631 m, 96601 m/sec, 23102215 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 50/248 25/32 HirschbergSinclair-PT-10-CTLFireability-11 4843585 m, 85990 m/sec, 25561194 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 55/248 27/32 HirschbergSinclair-PT-10-CTLFireability-11 5299808 m, 91244 m/sec, 28100304 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 60/248 29/32 HirschbergSinclair-PT-10-CTLFireability-11 5728348 m, 85708 m/sec, 30653946 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 65/248 31/32 HirschbergSinclair-PT-10-CTLFireability-11 6128071 m, 79944 m/sec, 33090468 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 39 (type EXCL) for 38 HirschbergSinclair-PT-10-CTLFireability-10
lola: time limit : 261 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/261 3/32 HirschbergSinclair-PT-10-CTLFireability-10 576173 m, 115234 m/sec, 2326672 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/261 5/32 HirschbergSinclair-PT-10-CTLFireability-10 1030811 m, 90927 m/sec, 4613365 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/261 8/32 HirschbergSinclair-PT-10-CTLFireability-10 1543303 m, 102498 m/sec, 6916986 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/261 11/32 HirschbergSinclair-PT-10-CTLFireability-10 2049206 m, 101180 m/sec, 9160742 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/261 13/32 HirschbergSinclair-PT-10-CTLFireability-10 2510719 m, 92302 m/sec, 11418578 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/261 15/32 HirschbergSinclair-PT-10-CTLFireability-10 2942943 m, 86444 m/sec, 13765656 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/261 17/32 HirschbergSinclair-PT-10-CTLFireability-10 3414720 m, 94355 m/sec, 16107868 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 40/261 19/32 HirschbergSinclair-PT-10-CTLFireability-10 3847497 m, 86555 m/sec, 18380150 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 45/261 21/32 HirschbergSinclair-PT-10-CTLFireability-10 4262171 m, 82934 m/sec, 20581459 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 50/261 23/32 HirschbergSinclair-PT-10-CTLFireability-10 4628164 m, 73198 m/sec, 22797726 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 55/261 25/32 HirschbergSinclair-PT-10-CTLFireability-10 4977088 m, 69784 m/sec, 24989424 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 60/261 27/32 HirschbergSinclair-PT-10-CTLFireability-10 5422195 m, 89021 m/sec, 27245427 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 65/261 29/32 HirschbergSinclair-PT-10-CTLFireability-10 5807381 m, 77037 m/sec, 29451317 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 70/261 31/32 HirschbergSinclair-PT-10-CTLFireability-10 6185075 m, 75538 m/sec, 31638031 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 39 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 32 HirschbergSinclair-PT-10-CTLFireability-08
lola: time limit : 277 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-08
lola: result : false
lola: markings : 193
lola: fired transitions : 482
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 HirschbergSinclair-PT-10-CTLFireability-07
lola: time limit : 302 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/302 3/32 HirschbergSinclair-PT-10-CTLFireability-07 439998 m, 87999 m/sec, 2345572 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/302 5/32 HirschbergSinclair-PT-10-CTLFireability-07 841230 m, 80246 m/sec, 4700462 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/302 6/32 HirschbergSinclair-PT-10-CTLFireability-07 1202394 m, 72232 m/sec, 6991804 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 20/302 8/32 HirschbergSinclair-PT-10-CTLFireability-07 1553414 m, 70204 m/sec, 9251554 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 25/302 10/32 HirschbergSinclair-PT-10-CTLFireability-07 1912894 m, 71896 m/sec, 11503590 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 30/302 12/32 HirschbergSinclair-PT-10-CTLFireability-07 2288694 m, 75160 m/sec, 13799436 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 35/302 14/32 HirschbergSinclair-PT-10-CTLFireability-07 2639330 m, 70127 m/sec, 16057992 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 40/302 15/32 HirschbergSinclair-PT-10-CTLFireability-07 2959368 m, 64007 m/sec, 18321581 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 45/302 17/32 HirschbergSinclair-PT-10-CTLFireability-07 3289958 m, 66118 m/sec, 20726758 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 50/302 19/32 HirschbergSinclair-PT-10-CTLFireability-07 3668812 m, 75770 m/sec, 23026298 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 55/302 20/32 HirschbergSinclair-PT-10-CTLFireability-07 4006289 m, 67495 m/sec, 25285699 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 60/302 22/32 HirschbergSinclair-PT-10-CTLFireability-07 4332301 m, 65202 m/sec, 27527197 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 65/302 24/32 HirschbergSinclair-PT-10-CTLFireability-07 4673871 m, 68314 m/sec, 29817542 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 70/302 25/32 HirschbergSinclair-PT-10-CTLFireability-07 4996699 m, 64565 m/sec, 32037250 t fired, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 75/302 26/32 HirschbergSinclair-PT-10-CTLFireability-07 5284116 m, 57483 m/sec, 34262363 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 80/302 28/32 HirschbergSinclair-PT-10-CTLFireability-07 5570433 m, 57263 m/sec, 36460541 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 85/302 29/32 HirschbergSinclair-PT-10-CTLFireability-07 5874362 m, 60785 m/sec, 38635031 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 90/302 31/32 HirschbergSinclair-PT-10-CTLFireability-07 6149764 m, 55080 m/sec, 40803664 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 95/302 32/32 HirschbergSinclair-PT-10-CTLFireability-07 6461240 m, 62295 m/sec, 43011334 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 3 0 0 3 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 26 HirschbergSinclair-PT-10-CTLFireability-06
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-06
lola: result : true
lola: markings : 68
lola: fired transitions : 67
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 12 HirschbergSinclair-PT-10-CTLFireability-04
lola: time limit : 358 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-04
lola: result : false
lola: markings : 10
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 12 HirschbergSinclair-PT-10-CTLFireability-04
lola: time limit : 403 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-04
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 12 HirschbergSinclair-PT-10-CTLFireability-04
lola: time limit : 461 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 1 0 5 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 5/461 5/32 HirschbergSinclair-PT-10-CTLFireability-04 893268 m, 178653 m/sec, 2610562 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 1 0 5 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 10/461 9/32 HirschbergSinclair-PT-10-CTLFireability-04 1707195 m, 162785 m/sec, 5153207 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 1 0 5 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 15/461 13/32 HirschbergSinclair-PT-10-CTLFireability-04 2535782 m, 165717 m/sec, 7724397 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 1 0 5 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 20/461 17/32 HirschbergSinclair-PT-10-CTLFireability-04 3294201 m, 151683 m/sec, 10247798 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 1 0 5 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 25/461 21/32 HirschbergSinclair-PT-10-CTLFireability-04 4044772 m, 150114 m/sec, 12756560 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 1 0 5 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 30/461 24/32 HirschbergSinclair-PT-10-CTLFireability-04 4756738 m, 142393 m/sec, 15211065 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 1 0 5 0 0 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 35/461 28/32 HirschbergSinclair-PT-10-CTLFireability-04 5573211 m, 163294 m/sec, 17779201 t fired, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 15 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 HirschbergSinclair-PT-10-CTLFireability-03
lola: time limit : 531 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/531 5/32 HirschbergSinclair-PT-10-CTLFireability-03 942592 m, 188518 m/sec, 2541164 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/531 10/32 HirschbergSinclair-PT-10-CTLFireability-03 1761413 m, 163764 m/sec, 5025580 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/531 14/32 HirschbergSinclair-PT-10-CTLFireability-03 2620882 m, 171893 m/sec, 7507228 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/531 18/32 HirschbergSinclair-PT-10-CTLFireability-03 3391199 m, 154063 m/sec, 9974132 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/531 22/32 HirschbergSinclair-PT-10-CTLFireability-03 4130319 m, 147824 m/sec, 12366250 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/531 25/32 HirschbergSinclair-PT-10-CTLFireability-03 4880713 m, 150078 m/sec, 14847867 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/531 30/32 HirschbergSinclair-PT-10-CTLFireability-03 5664126 m, 156682 m/sec, 17254845 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 HirschbergSinclair-PT-10-CTLFireability-02
lola: time limit : 630 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/630 5/32 HirschbergSinclair-PT-10-CTLFireability-02 821148 m, 164229 m/sec, 2728041 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/630 8/32 HirschbergSinclair-PT-10-CTLFireability-02 1564737 m, 148717 m/sec, 5396853 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/630 12/32 HirschbergSinclair-PT-10-CTLFireability-02 2300776 m, 147207 m/sec, 8070170 t fired, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/630 16/32 HirschbergSinclair-PT-10-CTLFireability-02 2987886 m, 137422 m/sec, 10706224 t fired, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/630 19/32 HirschbergSinclair-PT-10-CTLFireability-02 3677905 m, 138003 m/sec, 13321247 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/630 22/32 HirschbergSinclair-PT-10-CTLFireability-02 4326992 m, 129817 m/sec, 15904582 t fired, .
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/630 26/32 HirschbergSinclair-PT-10-CTLFireability-02 5018142 m, 138230 m/sec, 18583307 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/630 29/32 HirschbergSinclair-PT-10-CTLFireability-02 5726309 m, 141633 m/sec, 21229263 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 HirschbergSinclair-PT-10-CTLFireability-01
lola: time limit : 776 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/776 2/32 HirschbergSinclair-PT-10-CTLFireability-01 336576 m, 67315 m/sec, 2307621 t fired, .
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/776 4/32 HirschbergSinclair-PT-10-CTLFireability-01 657696 m, 64224 m/sec, 4670276 t fired, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/776 5/32 HirschbergSinclair-PT-10-CTLFireability-01 975327 m, 63526 m/sec, 6998449 t fired, .
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/776 7/32 HirschbergSinclair-PT-10-CTLFireability-01 1252532 m, 55441 m/sec, 9266294 t fired, .
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/776 8/32 HirschbergSinclair-PT-10-CTLFireability-01 1540212 m, 57536 m/sec, 11557648 t fired, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/776 9/32 HirschbergSinclair-PT-10-CTLFireability-01 1822340 m, 56425 m/sec, 13820875 t fired, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/776 11/32 HirschbergSinclair-PT-10-CTLFireability-01 2132506 m, 62033 m/sec, 16109292 t fired, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/776 12/32 HirschbergSinclair-PT-10-CTLFireability-01 2427036 m, 58906 m/sec, 18409216 t fired, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/776 14/32 HirschbergSinclair-PT-10-CTLFireability-01 2701538 m, 54900 m/sec, 20673124 t fired, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/776 15/32 HirschbergSinclair-PT-10-CTLFireability-01 2977038 m, 55100 m/sec, 23010433 t fired, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/776 17/32 HirschbergSinclair-PT-10-CTLFireability-01 3255226 m, 55637 m/sec, 25470901 t fired, .
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/776 18/32 HirschbergSinclair-PT-10-CTLFireability-01 3568006 m, 62556 m/sec, 27768761 t fired, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/776 19/32 HirschbergSinclair-PT-10-CTLFireability-01 3845267 m, 55452 m/sec, 30054563 t fired, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/776 21/32 HirschbergSinclair-PT-10-CTLFireability-01 4133502 m, 57647 m/sec, 32351749 t fired, .
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 76/776 22/32 HirschbergSinclair-PT-10-CTLFireability-01 4406624 m, 54624 m/sec, 34679347 t fired, .
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 81/776 24/32 HirschbergSinclair-PT-10-CTLFireability-01 4688621 m, 56399 m/sec, 36948445 t fired, .
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 86/776 25/32 HirschbergSinclair-PT-10-CTLFireability-01 4955938 m, 53463 m/sec, 39185805 t fired, .
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 91/776 26/32 HirschbergSinclair-PT-10-CTLFireability-01 5211226 m, 51057 m/sec, 41456409 t fired, .
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 96/776 27/32 HirschbergSinclair-PT-10-CTLFireability-01 5449265 m, 47607 m/sec, 43673119 t fired, .
Time elapsed: 591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 101/776 29/32 HirschbergSinclair-PT-10-CTLFireability-01 5702674 m, 50681 m/sec, 45898992 t fired, .
Time elapsed: 596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 106/776 30/32 HirschbergSinclair-PT-10-CTLFireability-01 5956142 m, 50693 m/sec, 48154699 t fired, .
Time elapsed: 601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 111/776 31/32 HirschbergSinclair-PT-10-CTLFireability-01 6192826 m, 47336 m/sec, 50359671 t fired, .
Time elapsed: 606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 116/776 32/32 HirschbergSinclair-PT-10-CTLFireability-01 6457818 m, 52998 m/sec, 52610644 t fired, .
Time elapsed: 611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 HirschbergSinclair-PT-10-CTLFireability-00
lola: time limit : 994 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/994 5/32 HirschbergSinclair-PT-10-CTLFireability-00 820562 m, 164112 m/sec, 2363946 t fired, .
Time elapsed: 621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/994 8/32 HirschbergSinclair-PT-10-CTLFireability-00 1609194 m, 157726 m/sec, 4749156 t fired, .
Time elapsed: 626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/994 12/32 HirschbergSinclair-PT-10-CTLFireability-00 2370477 m, 152256 m/sec, 7128590 t fired, .
Time elapsed: 631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/994 16/32 HirschbergSinclair-PT-10-CTLFireability-00 3138114 m, 153527 m/sec, 9466057 t fired, .
Time elapsed: 636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/994 19/32 HirschbergSinclair-PT-10-CTLFireability-00 3881862 m, 148749 m/sec, 11817649 t fired, .
Time elapsed: 641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/994 23/32 HirschbergSinclair-PT-10-CTLFireability-00 4607259 m, 145079 m/sec, 14149687 t fired, .
Time elapsed: 646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/994 26/32 HirschbergSinclair-PT-10-CTLFireability-00 5308854 m, 140319 m/sec, 16473977 t fired, .
Time elapsed: 651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/994 30/32 HirschbergSinclair-PT-10-CTLFireability-00 6062327 m, 150694 m/sec, 18834823 t fired, .
Time elapsed: 656 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 661 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL) for 53 HirschbergSinclair-PT-10-CTLFireability-15
lola: time limit : 1469 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 AGEF EXCL 5/1469 4/32 HirschbergSinclair-PT-10-CTLFireability-15 707587 m, 141517 m/sec, 2997193 t fired, .
Time elapsed: 666 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 AGEF EXCL 10/1469 6/32 HirschbergSinclair-PT-10-CTLFireability-15 1325482 m, 123579 m/sec, 5977032 t fired, .
Time elapsed: 671 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 AGEF EXCL 15/1469 9/32 HirschbergSinclair-PT-10-CTLFireability-15 1968062 m, 128516 m/sec, 8978449 t fired, .
Time elapsed: 676 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 AGEF EXCL 20/1469 11/32 HirschbergSinclair-PT-10-CTLFireability-15 2562101 m, 118807 m/sec, 11846436 t fired, .
Time elapsed: 681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 AGEF EXCL 25/1469 14/32 HirschbergSinclair-PT-10-CTLFireability-15 3185733 m, 124726 m/sec, 14861731 t fired, .
Time elapsed: 686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 AGEF EXCL 30/1469 16/32 HirschbergSinclair-PT-10-CTLFireability-15 3749377 m, 112728 m/sec, 17688887 t fired, .
Time elapsed: 691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 AGEF EXCL 35/1469 19/32 HirschbergSinclair-PT-10-CTLFireability-15 4280685 m, 106261 m/sec, 20610404 t fired, .
Time elapsed: 696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 AGEF EXCL 40/1469 21/32 HirschbergSinclair-PT-10-CTLFireability-15 4815162 m, 106895 m/sec, 23442845 t fired, .
Time elapsed: 701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 AGEF EXCL 45/1469 23/32 HirschbergSinclair-PT-10-CTLFireability-15 5282586 m, 93484 m/sec, 26258642 t fired, .
Time elapsed: 706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 AGEF EXCL 50/1469 25/32 HirschbergSinclair-PT-10-CTLFireability-15 5820323 m, 107547 m/sec, 29201729 t fired, .
Time elapsed: 711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 AGEF EXCL 55/1469 28/32 HirschbergSinclair-PT-10-CTLFireability-15 6367092 m, 109353 m/sec, 32058952 t fired, .
Time elapsed: 716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 AGEF EXCL 60/1469 30/32 HirschbergSinclair-PT-10-CTLFireability-15 6905094 m, 107600 m/sec, 34830685 t fired, .
Time elapsed: 721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 AGEF EXCL 65/1469 32/32 HirschbergSinclair-PT-10-CTLFireability-15 7373785 m, 93738 m/sec, 37588303 t fired, .
Time elapsed: 726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 66 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-04: DISJ 0 0 0 0 5 0 1 0
HirschbergSinclair-PT-10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-10-CTLFireability-15: EFAG 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 HirschbergSinclair-PT-10-CTLFireability-13
lola: time limit : 2869 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for HirschbergSinclair-PT-10-CTLFireability-13
lola: result : false
lola: markings : 371
lola: fired transitions : 1151
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-10-CTLFireability-00: CTL unknown AGGR
HirschbergSinclair-PT-10-CTLFireability-01: CTL unknown AGGR
HirschbergSinclair-PT-10-CTLFireability-02: CTL unknown AGGR
HirschbergSinclair-PT-10-CTLFireability-03: CTL unknown AGGR
HirschbergSinclair-PT-10-CTLFireability-04: DISJ unknown DISJ
HirschbergSinclair-PT-10-CTLFireability-05: CTL unknown AGGR
HirschbergSinclair-PT-10-CTLFireability-06: EXEF true state space /EXEF
HirschbergSinclair-PT-10-CTLFireability-07: CTL unknown AGGR
HirschbergSinclair-PT-10-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-09: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-10: CTL unknown AGGR
HirschbergSinclair-PT-10-CTLFireability-11: CTL unknown AGGR
HirschbergSinclair-PT-10-CTLFireability-12: AG false findpath
HirschbergSinclair-PT-10-CTLFireability-13: CTL false CTL model checker
HirschbergSinclair-PT-10-CTLFireability-14: CTL unknown AGGR
HirschbergSinclair-PT-10-CTLFireability-15: EFAG unknown AGGR
Time elapsed: 731 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r289-tall-162124152400402"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-10.tgz
mv HirschbergSinclair-PT-10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;