About the Execution of ITS-Tools for SmallOperatingSystem-PT-MT8192DC4096
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
6676.483 | 3600000.00 | 3623532.00 | 9738.60 | T?F????FT??FTT?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r254-tall-162106745600145.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is SmallOperatingSystem-PT-MT8192DC4096, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r254-tall-162106745600145
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 344K
-rw-r--r-- 1 mcc users 13K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 12K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 74K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Mar 28 16:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 16:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Mar 28 16:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 28 16:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Mar 27 13:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K Mar 27 13:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.6K Mar 25 19:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 19K Mar 25 19:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Mar 22 08:16 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Mar 22 08:16 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:52 equiv_col
-rw-r--r-- 1 mcc users 13 May 5 16:52 instance
-rw-r--r-- 1 mcc users 6 May 5 16:52 iscolored
-rw-r--r-- 1 mcc users 8.1K May 5 16:52 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-00
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-01
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-02
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-03
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-04
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-05
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-06
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-07
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-08
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-09
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-10
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-11
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-12
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-13
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-14
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1621163558747
Running Version 0
[2021-05-16 11:12:41] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -spotpath, /home/mcc/BenchKit/bin//..//ltlfilt, -z3path, /home/mcc/BenchKit/bin//..//z3/bin/z3, -yices2path, /home/mcc/BenchKit/bin//..//yices/bin/yices, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2021-05-16 11:12:41] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2021-05-16 11:12:41] [INFO ] Load time of PNML (sax parser for PT used): 20 ms
[2021-05-16 11:12:41] [INFO ] Transformed 9 places.
[2021-05-16 11:12:41] [INFO ] Transformed 8 transitions.
[2021-05-16 11:12:41] [INFO ] Parsed PT model containing 9 places and 8 transitions in 56 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 16 ms.
Support contains 9 out of 9 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 6 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 11:12:41] [INFO ] Computed 4 place invariants in 4 ms
[2021-05-16 11:12:41] [INFO ] Implicit Places using invariants in 65 ms returned []
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 11:12:41] [INFO ] Computed 4 place invariants in 4 ms
[2021-05-16 11:12:41] [INFO ] Implicit Places using invariants and state equation in 20 ms returned []
Implicit Place search using SMT with State Equation took 114 ms to find 0 implicit places.
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 11:12:41] [INFO ] Computed 4 place invariants in 0 ms
[2021-05-16 11:12:41] [INFO ] Dead Transitions using invariants and state equation in 29 ms returned []
Finished structural reductions, in 1 iterations. Remains : 9/9 places, 8/8 transitions.
[2021-05-16 11:12:41] [INFO ] Flatten gal took : 16 ms
[2021-05-16 11:12:42] [INFO ] Flatten gal took : 4 ms
[2021-05-16 11:12:42] [INFO ] Input system was already deterministic with 8 transitions.
Incomplete random walk after 102426 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=1707 ) properties (out of 60) seen :19
Running SMT prover for 41 properties.
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 11:12:42] [INFO ] Computed 4 place invariants in 1 ms
[2021-05-16 11:12:42] [INFO ] [Real]Absence check using 4 positive place invariants in 0 ms returned sat
[2021-05-16 11:12:42] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-16 11:12:42] [INFO ] [Real]Absence check using state equation in 8 ms returned unsat :10 sat :5 real:26
Attempting to minimize the solution found.
Minimization took 8 ms.
[2021-05-16 11:12:42] [INFO ] SMT Verify possible in real domain returnedunsat :10 sat :5 real:26
[2021-05-16 11:12:42] [INFO ] [Nat]Absence check using 4 positive place invariants in 0 ms returned sat
[2021-05-16 11:12:42] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2021-05-16 11:12:42] [INFO ] [Nat]Absence check using state equation in 23 ms returned unsat :22 sat :19
Attempting to minimize the solution found.
Minimization took 14 ms.
[2021-05-16 11:12:42] [INFO ] SMT Verify possible in nat domain returned unsat :22 sat :19
Successfully simplified 32 atomic propositions for a total of 16 simplifications.
[2021-05-16 11:12:42] [INFO ] Initial state test concluded for 1 properties.
FORMULA SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Applied a total of 0 rules in 3 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
[2021-05-16 11:12:42] [INFO ] Flatten gal took : 1 ms
[2021-05-16 11:12:42] [INFO ] Flatten gal took : 2 ms
[2021-05-16 11:12:42] [INFO ] Input system was already deterministic with 8 transitions.
Incomplete random walk after 12293 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=3073 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 1) seen :0
Probabilistic random walk after 10000001 steps, saw 4210877 distinct states, run finished after 10103 ms. (steps per millisecond=989 ) properties seen :{}
Running SMT prover for 1 properties.
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 11:12:52] [INFO ] Computed 4 place invariants in 1 ms
[2021-05-16 11:12:52] [INFO ] [Real]Absence check using 4 positive place invariants in 1 ms returned sat
[2021-05-16 11:12:52] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2021-05-16 11:12:52] [INFO ] [Real]Absence check using state equation in 3 ms returned sat
[2021-05-16 11:12:52] [INFO ] Computed and/alt/rep : 7/10/7 causal constraints (skipped 0 transitions) in 1 ms.
[2021-05-16 11:12:52] [INFO ] Solution in real domain found non-integer solution.
[2021-05-16 11:12:52] [INFO ] [Nat]Absence check using 4 positive place invariants in 1 ms returned sat
[2021-05-16 11:12:52] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2021-05-16 11:12:52] [INFO ] [Nat]Absence check using state equation in 2 ms returned sat
[2021-05-16 11:12:52] [INFO ] Computed and/alt/rep : 7/10/7 causal constraints (skipped 0 transitions) in 0 ms.
[2021-05-16 11:12:52] [INFO ] Added : 6 causal constraints over 3 iterations in 5 ms. Result :sat
Attempting to minimize the solution found.
Minimization took 0 ms.
Finished Parikh walk after 20481 steps, including 0 resets, run visited all 1 properties in 73 ms. (steps per millisecond=280 )
FORMULA SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-00 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Ensure Unique test removed 1 places
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8 transition count 7
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 7 transition count 7
Applied a total of 2 rules in 3 ms. Remains 7 /9 variables (removed 2) and now considering 7/8 (removed 1) transitions.
[2021-05-16 11:12:52] [INFO ] Flatten gal took : 1 ms
[2021-05-16 11:12:52] [INFO ] Flatten gal took : 1 ms
[2021-05-16 11:12:52] [INFO ] Input system was already deterministic with 7 transitions.
[2021-05-16 11:12:52] [INFO ] Flatten gal took : 1 ms
[2021-05-16 11:12:52] [INFO ] Flatten gal took : 2 ms
[2021-05-16 11:12:52] [INFO ] Time to serialize gal into /tmp/CTLCardinality12780933280700516953.gal : 2 ms
[2021-05-16 11:12:52] [INFO ] Time to serialize properties into /tmp/CTLCardinality53591586516869046.ctl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLCardinality12780933280700516953.gal, -t, CGAL, -ctl, /tmp/CTLCardinality53591586516869046.ctl, --gen-order, FOLLOW], workingDir=/home/mcc/execution]
its-ctl command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLCardinality12780933280700516953.gal -t CGAL -ctl /tmp/CTLCardinality53591586516869046.ctl --gen-order FOLLOW
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Detected timeout of ITS tools.
[2021-05-16 11:13:22] [INFO ] Flatten gal took : 2 ms
[2021-05-16 11:13:22] [INFO ] Applying decomposition
[2021-05-16 11:13:22] [INFO ] Flatten gal took : 1 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/convert-linux64, -i, /tmp/graph10711451133079640825.txt, -o, /tmp/graph10711451133079640825.bin, -w, /tmp/graph10711451133079640825.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/louvain-linux64, /tmp/graph10711451133079640825.bin, -l, -1, -v, -w, /tmp/graph10711451133079640825.weights, -q, 0, -e, 0.001], workingDir=null]
[2021-05-16 11:13:22] [INFO ] Decomposing Gal with order
[2021-05-16 11:13:22] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-16 11:13:22] [INFO ] Removed a total of 2 redundant transitions.
[2021-05-16 11:13:22] [INFO ] Flatten gal took : 20 ms
[2021-05-16 11:13:22] [INFO ] Fuse similar labels procedure discarded/fused a total of 0 labels/synchronizations in 1 ms.
[2021-05-16 11:13:22] [INFO ] Time to serialize gal into /tmp/CTLCardinality11063265117483257250.gal : 1 ms
[2021-05-16 11:13:22] [INFO ] Time to serialize properties into /tmp/CTLCardinality14857896912919195770.ctl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLCardinality11063265117483257250.gal, -t, CGAL, -ctl, /tmp/CTLCardinality14857896912919195770.ctl, --gen-order, FOLLOW], workingDir=/home/mcc/execution]
its-ctl command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLCardinality11063265117483257250.gal -t CGAL -ctl /tmp/CTLCardinality14857896912919195770.ctl --gen-order FOLLOW
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Detected timeout of ITS tools.
Ensure Unique test removed 1 places
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 8 transition count 6
Reduce places removed 3 places and 0 transitions.
Graph (trivial) has 3 edges and 5 vertex of which 2 / 5 are part of one of the 1 SCC in 1 ms
Free SCC test removed 1 places
Iterating post reduction 1 with 4 rules applied. Total rules applied 6 place count 4 transition count 6
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 7 place count 4 transition count 5
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 3 rules applied. Total rules applied 10 place count 2 transition count 4
Graph (trivial) has 4 edges and 2 vertex of which 2 / 2 are part of one of the 1 SCC in 0 ms
Free SCC test removed 1 places
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 12 place count 0 transition count 4
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 15 place count 0 transition count 1
Applied a total of 15 rules in 6 ms. Remains 0 /9 variables (removed 9) and now considering 1/8 (removed 7) transitions.
[2021-05-16 11:13:52] [INFO ] Removed 1 GAL types that were empty due to variable simplifications.
petri,
[2021-05-16 11:13:52] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2021-05-16 11:13:52] [INFO ] Flatten gal took : 1 ms
FORMULA SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2021-05-16 11:13:52] [INFO ] Flatten gal took : 0 ms
[2021-05-16 11:13:52] [INFO ] Input system was already deterministic with 1 transitions.
Applied a total of 0 rules in 0 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
[2021-05-16 11:13:52] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2021-05-16 11:13:52] [INFO ] Flatten gal took : 1 ms
FORMULA SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2021-05-16 11:13:52] [INFO ] Flatten gal took : 1 ms
[2021-05-16 11:13:52] [INFO ] Input system was already deterministic with 8 transitions.
Ensure Unique test removed 1 places
Applied a total of 0 rules in 0 ms. Remains 8 /9 variables (removed 1) and now considering 8/8 (removed 0) transitions.
[2021-05-16 11:13:52] [INFO ] Flatten gal took : 1 ms
[2021-05-16 11:13:52] [INFO ] Flatten gal took : 1 ms
[2021-05-16 11:13:52] [INFO ] Input system was already deterministic with 8 transitions.
[2021-05-16 11:13:52] [INFO ] Flatten gal took : 1 ms
[2021-05-16 11:13:52] [INFO ] Flatten gal took : 1 ms
[2021-05-16 11:13:52] [INFO ] Time to serialize gal into /tmp/CTLCardinality9219012434869196416.gal : 1 ms
[2021-05-16 11:13:52] [INFO ] Time to serialize properties into /tmp/CTLCardinality2682345688363714553.ctl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLCardinality9219012434869196416.gal, -t, CGAL, -ctl, /tmp/CTLCardinality2682345688363714553.ctl, --gen-order, FOLLOW], workingDir=/home/mcc/execution]
its-ctl command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLCardinality9219012434869196416.gal -t CGAL -ctl /tmp/CTLCardinality2682345688363714553.ctl --gen-order FOLLOW
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Detected timeout of ITS tools.
[2021-05-16 11:14:22] [INFO ] Flatten gal took : 1 ms
[2021-05-16 11:14:22] [INFO ] Applying decomposition
[2021-05-16 11:14:22] [INFO ] Flatten gal took : 2 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/convert-linux64, -i, /tmp/graph17156791797761172790.txt, -o, /tmp/graph17156791797761172790.bin, -w, /tmp/graph17156791797761172790.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/louvain-linux64, /tmp/graph17156791797761172790.bin, -l, -1, -v, -w, /tmp/graph17156791797761172790.weights, -q, 0, -e, 0.001], workingDir=null]
[2021-05-16 11:14:22] [INFO ] Decomposing Gal with order
[2021-05-16 11:14:22] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-16 11:14:22] [INFO ] Removed a total of 1 redundant transitions.
[2021-05-16 11:14:22] [INFO ] Flatten gal took : 2 ms
[2021-05-16 11:14:22] [INFO ] Fuse similar labels procedure discarded/fused a total of 2 labels/synchronizations in 1 ms.
[2021-05-16 11:14:22] [INFO ] Time to serialize gal into /tmp/CTLCardinality10218840607338070113.gal : 1 ms
[2021-05-16 11:14:22] [INFO ] Time to serialize properties into /tmp/CTLCardinality6852203721836650393.ctl : 0 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLCardinality10218840607338070113.gal, -t, CGAL, -ctl, /tmp/CTLCardinality6852203721836650393.ctl, --gen-order, FOLLOW], workingDir=/home/mcc/execution]
its-ctl command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLCardinality10218840607338070113.gal -t CGAL -ctl /tmp/CTLCardinality6852203721836650393.ctl --gen-order FOLLOW
No direction supplied, using forward translation only.
Parsed 1 CTL formulae.
Detected timeout of ITS tools.
[2021-05-16 11:14:52] [INFO ] Initial state reduction rules for CTL removed 4 formulas.
[2021-05-16 11:14:52] [INFO ] Flatten gal took : 2 ms
FORMULA SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT8192DC4096-CTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2021-05-16 11:14:52] [INFO ] Flatten gal took : 1 ms
[2021-05-16 11:14:52] [INFO ] Applying decomposition
[2021-05-16 11:14:52] [INFO ] Flatten gal took : 1 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/convert-linux64, -i, /tmp/graph13418154200320930679.txt, -o, /tmp/graph13418154200320930679.bin, -w, /tmp/graph13418154200320930679.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/louvain-linux64, /tmp/graph13418154200320930679.bin, -l, -1, -v, -w, /tmp/graph13418154200320930679.weights, -q, 0, -e, 0.001], workingDir=null]
[2021-05-16 11:14:52] [INFO ] Decomposing Gal with order
[2021-05-16 11:14:52] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-16 11:14:52] [INFO ] Removed a total of 1 redundant transitions.
[2021-05-16 11:14:52] [INFO ] Flatten gal took : 3 ms
[2021-05-16 11:14:52] [INFO ] Fuse similar labels procedure discarded/fused a total of 2 labels/synchronizations in 0 ms.
[2021-05-16 11:14:52] [INFO ] Time to serialize gal into /tmp/CTLCardinality11915309290008999560.gal : 3 ms
[2021-05-16 11:14:52] [INFO ] Time to serialize properties into /tmp/CTLCardinality9740619418475012491.ctl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLCardinality11915309290008999560.gal, -t, CGAL, -ctl, /tmp/CTLCardinality9740619418475012491.ctl, --gen-order, FOLLOW], workingDir=/home/mcc/execution]
its-ctl command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLCardinality11915309290008999560.gal -t CGAL -ctl /tmp/CTLCardinality9740619418475012491.ctl --gen-order FOLLOW
No direction supplied, using forward translation only.
Parsed 8 CTL formulae.
Detected timeout of ITS tools.
[2021-05-16 11:35:36] [INFO ] Flatten gal took : 1 ms
[2021-05-16 11:35:36] [INFO ] Time to serialize gal into /tmp/CTLCardinality8793011543416452479.gal : 1 ms
[2021-05-16 11:35:36] [INFO ] Time to serialize properties into /tmp/CTLCardinality9705414180633593116.ctl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLCardinality8793011543416452479.gal, -t, CGAL, -ctl, /tmp/CTLCardinality9705414180633593116.ctl, --gen-order, FOLLOW], workingDir=/home/mcc/execution]
its-ctl command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLCardinality8793011543416452479.gal -t CGAL -ctl /tmp/CTLCardinality9705414180633593116.ctl --gen-order FOLLOW
No direction supplied, using forward translation only.
Parsed 8 CTL formulae.
Detected timeout of ITS tools.
[2021-05-16 11:56:19] [INFO ] Flatten gal took : 1 ms
[2021-05-16 11:56:19] [INFO ] Input system was already deterministic with 8 transitions.
[2021-05-16 11:56:19] [INFO ] Transformed 9 places.
[2021-05-16 11:56:19] [INFO ] Transformed 8 transitions.
Running greatSPN : CommandLine [args=[/home/mcc/BenchKit/bin//..//greatspn//bin/pinvar, /home/mcc/execution/gspn], workingDir=/home/mcc/execution]
Run of greatSPN captured in /home/mcc/execution/outPut.txt
Running greatSPN : CommandLine [args=[/home/mcc/BenchKit/bin//..//greatspn//bin/RGMEDD2, /home/mcc/execution/gspn, -META, -varord-only], workingDir=/home/mcc/execution]
Run of greatSPN captured in /home/mcc/execution/outPut.txt
Using order generated by GreatSPN with heuristic : META
[2021-05-16 11:56:19] [INFO ] Time to serialize gal into /tmp/CTLCardinality989845206751809216.gal : 0 ms
[2021-05-16 11:56:19] [INFO ] Time to serialize properties into /tmp/CTLCardinality7134660585792669985.ctl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/CTLCardinality989845206751809216.gal, -t, CGAL, -ctl, /tmp/CTLCardinality7134660585792669985.ctl, --load-order, /home/mcc/execution/model.ord, --gen-order, FOLLOW], workingDir=/home/mcc/execution]
its-ctl command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /tmp/CTLCardinality989845206751809216.gal -t CGAL -ctl /tmp/CTLCardinality7134660585792669985.ctl --load-order /home/mcc/execution/model.ord --gen-order FOLLOW
Successfully loaded order from file /home/mcc/execution/model.ord
No direction supplied, using forward translation only.
Parsed 8 CTL formulae.
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ export BINDIR=/home/mcc/BenchKit/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ CTLCardinality = StateSpace ]]
+ /home/mcc/BenchKit/bin//..//runeclipse.sh /home/mcc/execution CTLCardinality -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ cut -d . -f 9
++ ls /home/mcc/BenchKit/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202104292328.jar
+ VERSION=0
+ echo 'Running Version 0'
+ /home/mcc/BenchKit/bin//..//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination CTLCardinality -spotpath /home/mcc/BenchKit/bin//..//ltlfilt -z3path /home/mcc/BenchKit/bin//..//z3/bin/z3 -yices2path /home/mcc/BenchKit/bin//..//yices/bin/yices -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT8192DC4096"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is SmallOperatingSystem-PT-MT8192DC4096, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r254-tall-162106745600145"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT8192DC4096.tgz
mv SmallOperatingSystem-PT-MT8192DC4096 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;