Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r254-tall-162106745500125.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is SmallOperatingSystem-PT-MT4096DC1024, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r254-tall-162106745500125
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 392K
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 15K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 100K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.5K Mar 28 16:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Mar 28 16:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 28 16:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 28 16:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 5.2K Mar 27 13:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 27 13:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.4K Mar 25 19:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 25 19:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Mar 22 08:16 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Mar 22 08:16 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:52 equiv_col
-rw-r--r-- 1 mcc users 13 May 5 16:52 instance
-rw-r--r-- 1 mcc users 6 May 5 16:52 iscolored
-rw-r--r-- 1 mcc users 8.1K May 5 16:52 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-00
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-01
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-02
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-03
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-04
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-05
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-06
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-07
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-08
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-09
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-10
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-11
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-12
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-13
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-14
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC1024-15

=== Now, execution of the tool begins

BK_START 1621159673078

Running Version 0
[2021-05-16 10:07:54] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -spotpath, /home/mcc/BenchKit/bin//..//ltlfilt, -z3path, /home/mcc/BenchKit/bin//..//z3/bin/z3, -yices2path, /home/mcc/BenchKit/bin//..//yices/bin/yices, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2021-05-16 10:07:54] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2021-05-16 10:07:54] [INFO ] Load time of PNML (sax parser for PT used): 20 ms
[2021-05-16 10:07:54] [INFO ] Transformed 9 places.
[2021-05-16 10:07:54] [INFO ] Transformed 8 transitions.
[2021-05-16 10:07:54] [INFO ] Parsed PT model containing 9 places and 8 transitions in 54 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 9 ms.
Working with output stream class java.io.PrintStream
[2021-05-16 10:07:54] [INFO ] Initial state test concluded for 6 properties.
FORMULA SmallOperatingSystem-PT-MT4096DC1024-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT4096DC1024-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 9 out of 9 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 8 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 10:07:54] [INFO ] Computed 4 place invariants in 4 ms
[2021-05-16 10:07:54] [INFO ] Implicit Places using invariants in 59 ms returned []
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 10:07:54] [INFO ] Computed 4 place invariants in 1 ms
[2021-05-16 10:07:54] [INFO ] Implicit Places using invariants and state equation in 16 ms returned []
Implicit Place search using SMT with State Equation took 109 ms to find 0 implicit places.
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 10:07:54] [INFO ] Computed 4 place invariants in 1 ms
[2021-05-16 10:07:54] [INFO ] Dead Transitions using invariants and state equation in 15 ms returned []
Finished structural reductions, in 1 iterations. Remains : 9/9 places, 8/8 transitions.
[2021-05-16 10:07:55] [INFO ] Initial state reduction rules for LTL removed 3 formulas.
[2021-05-16 10:07:55] [INFO ] Flatten gal took : 15 ms
FORMULA SmallOperatingSystem-PT-MT4096DC1024-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT4096DC1024-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT4096DC1024-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2021-05-16 10:07:55] [INFO ] Flatten gal took : 3 ms
[2021-05-16 10:07:55] [INFO ] Input system was already deterministic with 8 transitions.
Finished random walk after 32795 steps, including 0 resets, run visited all 8 properties in 18 ms. (steps per millisecond=1821 )
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(G(F(p0)))], workingDir=/home/mcc/execution]
Support contains 2 out of 9 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 6 transition count 7
Applied a total of 3 rules in 9 ms. Remains 6 /9 variables (removed 3) and now considering 7/8 (removed 1) transitions.
// Phase 1: matrix 7 rows 6 cols
[2021-05-16 10:07:55] [INFO ] Computed 2 place invariants in 0 ms
[2021-05-16 10:07:55] [INFO ] Implicit Places using invariants in 11 ms returned []
// Phase 1: matrix 7 rows 6 cols
[2021-05-16 10:07:55] [INFO ] Computed 2 place invariants in 0 ms
[2021-05-16 10:07:55] [INFO ] State equation strengthened by 1 read => feed constraints.
[2021-05-16 10:07:55] [INFO ] Implicit Places using invariants and state equation in 53 ms returned []
Implicit Place search using SMT with State Equation took 65 ms to find 0 implicit places.
[2021-05-16 10:07:55] [INFO ] Redundant transitions in 0 ms returned []
// Phase 1: matrix 7 rows 6 cols
[2021-05-16 10:07:55] [INFO ] Computed 2 place invariants in 1 ms
[2021-05-16 10:07:55] [INFO ] Dead Transitions using invariants and state equation in 49 ms returned []
Finished structural reductions, in 1 iterations. Remains : 6/9 places, 7/8 transitions.
Stuttering acceptance computed with spot in 191 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : SmallOperatingSystem-PT-MT4096DC1024-00 automaton TGBA [mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(OR (GEQ s5 1) (LT s3 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Stuttering criterion allowed to conclude after 8855 steps with 0 reset in 53 ms.
FORMULA SmallOperatingSystem-PT-MT4096DC1024-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property SmallOperatingSystem-PT-MT4096DC1024-00 finished in 410 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(X(G((p0&&X(p1)))))], workingDir=/home/mcc/execution]
Support contains 2 out of 9 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8 transition count 8
Applied a total of 1 rules in 1 ms. Remains 8 /9 variables (removed 1) and now considering 8/8 (removed 0) transitions.
// Phase 1: matrix 8 rows 8 cols
[2021-05-16 10:07:55] [INFO ] Computed 3 place invariants in 0 ms
[2021-05-16 10:07:55] [INFO ] Implicit Places using invariants in 14 ms returned []
// Phase 1: matrix 8 rows 8 cols
[2021-05-16 10:07:55] [INFO ] Computed 3 place invariants in 2 ms
[2021-05-16 10:07:55] [INFO ] Implicit Places using invariants and state equation in 24 ms returned []
Implicit Place search using SMT with State Equation took 40 ms to find 0 implicit places.
// Phase 1: matrix 8 rows 8 cols
[2021-05-16 10:07:55] [INFO ] Computed 3 place invariants in 1 ms
[2021-05-16 10:07:55] [INFO ] Dead Transitions using invariants and state equation in 15 ms returned []
Finished structural reductions, in 1 iterations. Remains : 8/9 places, 8/8 transitions.
Stuttering acceptance computed with spot in 107 ms :[(OR (NOT p0) (NOT p1)), (OR (NOT p1) (NOT p0)), (OR (NOT p0) (NOT p1)), true]
Running random walk in product with property : SmallOperatingSystem-PT-MT4096DC1024-01 automaton TGBA [mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=p0, acceptance={} source=1 dest: 2}, { cond=(NOT p0), acceptance={} source=1 dest: 3}], [{ cond=(AND p0 p1), acceptance={} source=2 dest: 2}, { cond=(OR (NOT p0) (NOT p1)), acceptance={} source=2 dest: 3}], [{ cond=true, acceptance={0} source=3 dest: 3}]], initial=0, aps=[p0:(GEQ s7 1), p1:(GEQ s3 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Entered a terminal (fully accepting) state of product in 2 steps with 0 reset in 0 ms.
FORMULA SmallOperatingSystem-PT-MT4096DC1024-01 FALSE TECHNIQUES STUTTER_TEST
Treatment of property SmallOperatingSystem-PT-MT4096DC1024-01 finished in 176 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(F(G((F(p0) U p1))))], workingDir=/home/mcc/execution]
Support contains 2 out of 9 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 6 transition count 7
Applied a total of 3 rules in 1 ms. Remains 6 /9 variables (removed 3) and now considering 7/8 (removed 1) transitions.
// Phase 1: matrix 7 rows 6 cols
[2021-05-16 10:07:55] [INFO ] Computed 2 place invariants in 0 ms
[2021-05-16 10:07:55] [INFO ] Implicit Places using invariants in 11 ms returned []
// Phase 1: matrix 7 rows 6 cols
[2021-05-16 10:07:55] [INFO ] Computed 2 place invariants in 5 ms
[2021-05-16 10:07:55] [INFO ] State equation strengthened by 1 read => feed constraints.
[2021-05-16 10:07:55] [INFO ] Implicit Places using invariants and state equation in 17 ms returned []
Implicit Place search using SMT with State Equation took 29 ms to find 0 implicit places.
[2021-05-16 10:07:55] [INFO ] Redundant transitions in 0 ms returned []
// Phase 1: matrix 7 rows 6 cols
[2021-05-16 10:07:55] [INFO ] Computed 2 place invariants in 1 ms
[2021-05-16 10:07:55] [INFO ] Dead Transitions using invariants and state equation in 11 ms returned []
Finished structural reductions, in 1 iterations. Remains : 6/9 places, 7/8 transitions.
Stuttering acceptance computed with spot in 80 ms :[(NOT p1), (NOT p1), (AND (NOT p1) (NOT p0))]
Running random walk in product with property : SmallOperatingSystem-PT-MT4096DC1024-02 automaton TGBA [mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p1), acceptance={} source=0 dest: 1}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=0 dest: 2}], [{ cond=(NOT p1), acceptance={0} source=1 dest: 1}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=1 dest: 2}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=2 dest: 2}, { cond=(AND p1 (NOT p0)), acceptance={} source=2 dest: 2}]], initial=0, aps=[p1:(GEQ s3 1), p0:(GEQ s2 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null][true, true, true]]
Stuttering criterion allowed to conclude after 8 steps with 0 reset in 1 ms.
FORMULA SmallOperatingSystem-PT-MT4096DC1024-02 FALSE TECHNIQUES STUTTER_TEST
Treatment of property SmallOperatingSystem-PT-MT4096DC1024-02 finished in 136 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(F((X(!p0)&&F(p1))))], workingDir=/home/mcc/execution]
Support contains 4 out of 9 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 10:07:55] [INFO ] Computed 4 place invariants in 0 ms
[2021-05-16 10:07:55] [INFO ] Implicit Places using invariants in 9 ms returned []
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 10:07:55] [INFO ] Computed 4 place invariants in 7 ms
[2021-05-16 10:07:55] [INFO ] Implicit Places using invariants and state equation in 18 ms returned []
Implicit Place search using SMT with State Equation took 28 ms to find 0 implicit places.
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 10:07:55] [INFO ] Computed 4 place invariants in 3 ms
[2021-05-16 10:07:55] [INFO ] Dead Transitions using invariants and state equation in 14 ms returned []
Finished structural reductions, in 1 iterations. Remains : 9/9 places, 8/8 transitions.
Stuttering acceptance computed with spot in 73 ms :[(OR (NOT p1) p0), p0, (NOT p1)]
Running random walk in product with property : SmallOperatingSystem-PT-MT4096DC1024-04 automaton TGBA [mat=[[{ cond=true, acceptance={} source=0 dest: 1}, { cond=(NOT p1), acceptance={} source=0 dest: 2}], [{ cond=p0, acceptance={} source=1 dest: 1}, { cond=(AND (NOT p1) p0), acceptance={} source=1 dest: 2}], [{ cond=(NOT p1), acceptance={} source=2 dest: 2}]], initial=0, aps=[p1:(OR (LT s0 1) (LT s1 1) (LT s2 1)), p0:(GEQ s3 1)], nbAcceptance=0, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Product exploration explored 100000 steps with 1 reset in 187 ms.
Stack based approach found an accepted trace after 3 steps with 0 reset with depth 4 and stack size 4 in 1 ms.
FORMULA SmallOperatingSystem-PT-MT4096DC1024-04 FALSE TECHNIQUES STUTTER_TEST
Treatment of property SmallOperatingSystem-PT-MT4096DC1024-04 finished in 320 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(X(F(p0)))], workingDir=/home/mcc/execution]
Support contains 1 out of 9 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8 transition count 8
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 2 place count 7 transition count 7
Iterating global reduction 1 with 1 rules applied. Total rules applied 3 place count 7 transition count 7
Applied a total of 3 rules in 2 ms. Remains 7 /9 variables (removed 2) and now considering 7/8 (removed 1) transitions.
// Phase 1: matrix 7 rows 7 cols
[2021-05-16 10:07:56] [INFO ] Computed 3 place invariants in 0 ms
[2021-05-16 10:07:56] [INFO ] Implicit Places using invariants in 9 ms returned []
// Phase 1: matrix 7 rows 7 cols
[2021-05-16 10:07:56] [INFO ] Computed 3 place invariants in 4 ms
[2021-05-16 10:07:56] [INFO ] Implicit Places using invariants and state equation in 35 ms returned []
Implicit Place search using SMT with State Equation took 47 ms to find 0 implicit places.
// Phase 1: matrix 7 rows 7 cols
[2021-05-16 10:07:56] [INFO ] Computed 3 place invariants in 5 ms
[2021-05-16 10:07:56] [INFO ] Dead Transitions using invariants and state equation in 14 ms returned []
Finished structural reductions, in 1 iterations. Remains : 7/9 places, 7/8 transitions.
Stuttering acceptance computed with spot in 44 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : SmallOperatingSystem-PT-MT4096DC1024-05 automaton TGBA [mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(GEQ s3 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, very-weak, weak, inherently-weak], stateDesc=[null, null][false, false]]
Product exploration explored 100000 steps with 25013 reset in 156 ms.
Product exploration explored 100000 steps with 24991 reset in 164 ms.
Knowledge obtained : [(NOT p0)]
Stuttering acceptance computed with spot in 43 ms :[(NOT p0), (NOT p0)]
Product exploration explored 100000 steps with 24984 reset in 102 ms.
Product exploration explored 100000 steps with 25101 reset in 71 ms.
Applying partial POR strategy [false, true]
Stuttering acceptance computed with spot in 50 ms :[(NOT p0), (NOT p0)]
Support contains 1 out of 7 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions, iteration 0 : 7/7 places, 7/7 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 0
Deduced a syphon composed of 1 places in 0 ms
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 7 transition count 7
Deduced a syphon composed of 1 places in 0 ms
Applied a total of 1 rules in 1 ms. Remains 7 /7 variables (removed 0) and now considering 7/7 (removed 0) transitions.
[2021-05-16 10:07:57] [INFO ] Redundant transitions in 0 ms returned []
// Phase 1: matrix 7 rows 7 cols
[2021-05-16 10:07:57] [INFO ] Computed 3 place invariants in 0 ms
[2021-05-16 10:07:57] [INFO ] Dead Transitions using invariants and state equation in 16 ms returned []
Finished structural reductions, in 1 iterations. Remains : 7/7 places, 7/7 transitions.
Product exploration explored 100000 steps with 24945 reset in 218 ms.
Product exploration explored 100000 steps with 25015 reset in 150 ms.
[2021-05-16 10:07:57] [INFO ] Flatten gal took : 1 ms
[2021-05-16 10:07:57] [INFO ] Flatten gal took : 1 ms
[2021-05-16 10:07:57] [INFO ] Time to serialize gal into /tmp/LTL18349628368203074027.gal : 1 ms
[2021-05-16 10:07:57] [INFO ] Time to serialize properties into /tmp/LTL8732416338016506992.ltl : 0 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /tmp/LTL18349628368203074027.gal, -t, CGAL, -LTL, /tmp/LTL8732416338016506992.ltl, -c, -stutter-deadlock, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/LTL18349628368203074027.gal -t CGAL -LTL /tmp/LTL8732416338016506992.ltl -c -stutter-deadlock --gen-order FOLLOW
Read 1 LTL properties
Checking formula 0 : !((X(F("(TaskReady>=1)"))))
Formula 0 simplified : !XF"(TaskReady>=1)"
Detected timeout of ITS tools.
[2021-05-16 10:08:12] [INFO ] Flatten gal took : 1 ms
[2021-05-16 10:08:12] [INFO ] Applying decomposition
[2021-05-16 10:08:12] [INFO ] Flatten gal took : 1 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/convert-linux64, -i, /tmp/graph10941056980401704687.txt, -o, /tmp/graph10941056980401704687.bin, -w, /tmp/graph10941056980401704687.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/louvain-linux64, /tmp/graph10941056980401704687.bin, -l, -1, -v, -w, /tmp/graph10941056980401704687.weights, -q, 0, -e, 0.001], workingDir=null]
[2021-05-16 10:08:12] [INFO ] Decomposing Gal with order
[2021-05-16 10:08:12] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-16 10:08:12] [INFO ] Removed a total of 1 redundant transitions.
[2021-05-16 10:08:12] [INFO ] Flatten gal took : 29 ms
[2021-05-16 10:08:12] [INFO ] Fuse similar labels procedure discarded/fused a total of 0 labels/synchronizations in 1 ms.
[2021-05-16 10:08:12] [INFO ] Time to serialize gal into /tmp/LTL6025340424945487229.gal : 2 ms
[2021-05-16 10:08:12] [INFO ] Time to serialize properties into /tmp/LTL13626373782571464064.ltl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /tmp/LTL6025340424945487229.gal, -t, CGAL, -LTL, /tmp/LTL13626373782571464064.ltl, -c, -stutter-deadlock], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/LTL6025340424945487229.gal -t CGAL -LTL /tmp/LTL13626373782571464064.ltl -c -stutter-deadlock
Read 1 LTL properties
Checking formula 0 : !((X(F("(u0.TaskReady>=1)"))))
Formula 0 simplified : !XF"(u0.TaskReady>=1)"
Detected timeout of ITS tools.
Built C files in :
/tmp/ltsmin3712601643386932293
[2021-05-16 10:08:27] [INFO ] Built C files in 7ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin3712601643386932293
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin3712601643386932293]
Compilation finished in 157 ms.
Running link step : CommandLine [args=[gcc, -shared, -o, gal.so, model.o], workingDir=/tmp/ltsmin3712601643386932293]
Link finished in 43 ms.
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/pins2lts-mc-linux64, ./gal.so, --threads=8, --when, --ltl, X(<>((LTLAPp0==true))), --buchi-type=spotba], workingDir=/tmp/ltsmin3712601643386932293]
LTSmin run took 668 ms.
FORMULA SmallOperatingSystem-PT-MT4096DC1024-05 TRUE TECHNIQUES EXPLICIT LTSMIN SAT_SMT
Treatment of property SmallOperatingSystem-PT-MT4096DC1024-05 finished in 32286 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(X(X(X((F(p0) U G(!p1))))))], workingDir=/home/mcc/execution]
Support contains 4 out of 9 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 10:08:28] [INFO ] Computed 4 place invariants in 0 ms
[2021-05-16 10:08:28] [INFO ] Implicit Places using invariants in 8 ms returned []
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 10:08:28] [INFO ] Computed 4 place invariants in 0 ms
[2021-05-16 10:08:28] [INFO ] Implicit Places using invariants and state equation in 10 ms returned []
Implicit Place search using SMT with State Equation took 19 ms to find 0 implicit places.
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 10:08:28] [INFO ] Computed 4 place invariants in 0 ms
[2021-05-16 10:08:28] [INFO ] Dead Transitions using invariants and state equation in 11 ms returned []
Finished structural reductions, in 1 iterations. Remains : 9/9 places, 8/8 transitions.
Stuttering acceptance computed with spot in 134 ms :[p1, p1, p1, p1, (NOT p0)]
Running random walk in product with property : SmallOperatingSystem-PT-MT4096DC1024-06 automaton TGBA [mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=true, acceptance={} source=2 dest: 3}], [{ cond=(NOT p1), acceptance={} source=3 dest: 3}, { cond=p1, acceptance={0} source=3 dest: 3}, { cond=(AND p1 (NOT p0)), acceptance={} source=3 dest: 4}], [{ cond=(NOT p0), acceptance={0} source=4 dest: 4}]], initial=0, aps=[p1:(OR (LT s0 1) (LT s1 1) (LT s2 1)), p0:(GEQ s3 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 0 reset in 106 ms.
Product exploration explored 100000 steps with 0 reset in 129 ms.
Knowledge obtained : [(NOT p1), (NOT p0)]
Stuttering acceptance computed with spot in 123 ms :[p1, p1, p1, p1, (NOT p0)]
Product exploration explored 100000 steps with 0 reset in 105 ms.
Product exploration explored 100000 steps with 0 reset in 166 ms.
Applying partial POR strategy [false, false, false, true, true]
Stuttering acceptance computed with spot in 120 ms :[p1, p1, p1, p1, (NOT p0)]
Support contains 4 out of 9 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 0
Deduced a syphon composed of 1 places in 0 ms
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 9 transition count 8
Deduced a syphon composed of 1 places in 0 ms
Applied a total of 1 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
[2021-05-16 10:08:29] [INFO ] Redundant transitions in 0 ms returned []
// Phase 1: matrix 8 rows 9 cols
[2021-05-16 10:08:29] [INFO ] Computed 4 place invariants in 6 ms
[2021-05-16 10:08:29] [INFO ] Dead Transitions using invariants and state equation in 16 ms returned []
Finished structural reductions, in 1 iterations. Remains : 9/9 places, 8/8 transitions.
Product exploration explored 100000 steps with 0 reset in 151 ms.
Product exploration explored 100000 steps with 0 reset in 162 ms.
[2021-05-16 10:08:29] [INFO ] Flatten gal took : 1 ms
[2021-05-16 10:08:29] [INFO ] Flatten gal took : 2 ms
[2021-05-16 10:08:29] [INFO ] Time to serialize gal into /tmp/LTL5560281004217630047.gal : 0 ms
[2021-05-16 10:08:29] [INFO ] Time to serialize properties into /tmp/LTL8616672920256373126.ltl : 0 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /tmp/LTL5560281004217630047.gal, -t, CGAL, -LTL, /tmp/LTL8616672920256373126.ltl, -c, -stutter-deadlock, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/LTL5560281004217630047.gal -t CGAL -LTL /tmp/LTL8616672920256373126.ltl -c -stutter-deadlock --gen-order FOLLOW
Read 1 LTL properties
Checking formula 0 : !((X(X(X((F("(TransferToDisk>=1)"))U(G("(((TaskOnDisk>=1)&&(FreeMemSegment>=1))&&(DiskControllerUnit>=1))")))))))
Formula 0 simplified : !XXX(F"(TransferToDisk>=1)" U G"(((TaskOnDisk>=1)&&(FreeMemSegment>=1))&&(DiskControllerUnit>=1))")
Detected timeout of ITS tools.
[2021-05-16 10:08:44] [INFO ] Flatten gal took : 2 ms
[2021-05-16 10:08:44] [INFO ] Applying decomposition
[2021-05-16 10:08:44] [INFO ] Flatten gal took : 1 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/convert-linux64, -i, /tmp/graph9454440578593348060.txt, -o, /tmp/graph9454440578593348060.bin, -w, /tmp/graph9454440578593348060.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/louvain-linux64, /tmp/graph9454440578593348060.bin, -l, -1, -v, -w, /tmp/graph9454440578593348060.weights, -q, 0, -e, 0.001], workingDir=null]
[2021-05-16 10:08:44] [INFO ] Decomposing Gal with order
[2021-05-16 10:08:44] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-16 10:08:44] [INFO ] Removed a total of 1 redundant transitions.
[2021-05-16 10:08:44] [INFO ] Flatten gal took : 2 ms
[2021-05-16 10:08:44] [INFO ] Fuse similar labels procedure discarded/fused a total of 0 labels/synchronizations in 1 ms.
[2021-05-16 10:08:44] [INFO ] Time to serialize gal into /tmp/LTL15324953883676016098.gal : 1 ms
[2021-05-16 10:08:44] [INFO ] Time to serialize properties into /tmp/LTL3624258478698271254.ltl : 0 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /tmp/LTL15324953883676016098.gal, -t, CGAL, -LTL, /tmp/LTL3624258478698271254.ltl, -c, -stutter-deadlock], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/LTL15324953883676016098.gal -t CGAL -LTL /tmp/LTL3624258478698271254.ltl -c -stutter-deadlock
Read 1 LTL properties
Checking formula 0 : !((X(X(X((F("(i1.u2.TransferToDisk>=1)"))U(G("(((i1.u0.TaskOnDisk>=1)&&(u1.FreeMemSegment>=1))&&(i1.u2.DiskControllerUnit>=1))")))))))
Formula 0 simplified : !XXX(F"(i1.u2.TransferToDisk>=1)" U G"(((i1.u0.TaskOnDisk>=1)&&(u1.FreeMemSegment>=1))&&(i1.u2.DiskControllerUnit>=1))")
Detected timeout of ITS tools.
Built C files in :
/tmp/ltsmin6588781098412376552
[2021-05-16 10:08:59] [INFO ] Built C files in 1ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin6588781098412376552
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin6588781098412376552]
Compilation finished in 100 ms.
Running link step : CommandLine [args=[gcc, -shared, -o, gal.so, model.o], workingDir=/tmp/ltsmin6588781098412376552]
Link finished in 34 ms.
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/pins2lts-mc-linux64, ./gal.so, --threads=8, --when, --ltl, X(X(X((<>((LTLAPp0==true)) U []((LTLAPp1==true)))))), --buchi-type=spotba], workingDir=/tmp/ltsmin6588781098412376552]
LTSmin run took 346 ms.
FORMULA SmallOperatingSystem-PT-MT4096DC1024-06 FALSE TECHNIQUES EXPLICIT LTSMIN SAT_SMT
Treatment of property SmallOperatingSystem-PT-MT4096DC1024-06 finished in 31926 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !((G(F(p0)) U p0))], workingDir=/home/mcc/execution]
Support contains 1 out of 9 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8 transition count 7
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 7 transition count 7
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 5 place count 5 transition count 6
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 0
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 7 place count 4 transition count 6
Applied a total of 7 rules in 1 ms. Remains 4 /9 variables (removed 5) and now considering 6/8 (removed 2) transitions.
[2021-05-16 10:09:00] [INFO ] Flow matrix only has 5 transitions (discarded 1 similar events)
// Phase 1: matrix 5 rows 4 cols
[2021-05-16 10:09:00] [INFO ] Computed 2 place invariants in 0 ms
[2021-05-16 10:09:00] [INFO ] Implicit Places using invariants in 8 ms returned []
[2021-05-16 10:09:00] [INFO ] Flow matrix only has 5 transitions (discarded 1 similar events)
// Phase 1: matrix 5 rows 4 cols
[2021-05-16 10:09:00] [INFO ] Computed 2 place invariants in 0 ms
[2021-05-16 10:09:00] [INFO ] State equation strengthened by 1 read => feed constraints.
[2021-05-16 10:09:00] [INFO ] Implicit Places using invariants and state equation in 10 ms returned []
Implicit Place search using SMT with State Equation took 20 ms to find 0 implicit places.
[2021-05-16 10:09:00] [INFO ] Redundant transitions in 0 ms returned []
[2021-05-16 10:09:00] [INFO ] Flow matrix only has 5 transitions (discarded 1 similar events)
// Phase 1: matrix 5 rows 4 cols
[2021-05-16 10:09:00] [INFO ] Computed 2 place invariants in 1 ms
[2021-05-16 10:09:00] [INFO ] Dead Transitions using invariants and state equation in 10 ms returned []
Finished structural reductions, in 1 iterations. Remains : 4/9 places, 6/8 transitions.
Stuttering acceptance computed with spot in 65 ms :[(NOT p0), (NOT p0), (NOT p0)]
Running random walk in product with property : SmallOperatingSystem-PT-MT4096DC1024-07 automaton TGBA [mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}], [{ cond=(NOT p0), acceptance={} source=2 dest: 1}, { cond=true, acceptance={} source=2 dest: 2}]], initial=0, aps=[p0:(GEQ s2 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null, null][true, true, true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 0 ms.
FORMULA SmallOperatingSystem-PT-MT4096DC1024-07 FALSE TECHNIQUES STUTTER_TEST
Treatment of property SmallOperatingSystem-PT-MT4096DC1024-07 finished in 110 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !((X(F(p0))||G(!p0)))], workingDir=/home/mcc/execution]
Support contains 1 out of 9 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8 transition count 8
Applied a total of 1 rules in 0 ms. Remains 8 /9 variables (removed 1) and now considering 8/8 (removed 0) transitions.
// Phase 1: matrix 8 rows 8 cols
[2021-05-16 10:09:00] [INFO ] Computed 3 place invariants in 0 ms
[2021-05-16 10:09:00] [INFO ] Implicit Places using invariants in 13 ms returned []
// Phase 1: matrix 8 rows 8 cols
[2021-05-16 10:09:00] [INFO ] Computed 3 place invariants in 0 ms
[2021-05-16 10:09:00] [INFO ] Implicit Places using invariants and state equation in 12 ms returned []
Implicit Place search using SMT with State Equation took 26 ms to find 0 implicit places.
// Phase 1: matrix 8 rows 8 cols
[2021-05-16 10:09:00] [INFO ] Computed 3 place invariants in 0 ms
[2021-05-16 10:09:00] [INFO ] Dead Transitions using invariants and state equation in 9 ms returned []
Finished structural reductions, in 1 iterations. Remains : 8/9 places, 8/8 transitions.
Stuttering acceptance computed with spot in 44 ms :[(NOT p0), false]
Running random walk in product with property : SmallOperatingSystem-PT-MT4096DC1024-09 automaton TGBA [mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}], [{ cond=p0, acceptance={} source=1 dest: 0}]], initial=1, aps=[p0:(GEQ s7 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, very-weak, weak, inherently-weak], stateDesc=[null, null][false, false]]
Initial state of product has no viable successors after 0 steps with 0 reset in 0 ms.
FORMULA SmallOperatingSystem-PT-MT4096DC1024-09 TRUE TECHNIQUES STRUCTURAL INITIAL_STATE
Treatment of property SmallOperatingSystem-PT-MT4096DC1024-09 finished in 87 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !(X(G((F((p0&&(X(p1)||(p0 U (p2||G(p0)))))) U !p1))))], workingDir=/home/mcc/execution]
Support contains 4 out of 9 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Applied a total of 2 rules in 0 ms. Remains 8 /9 variables (removed 1) and now considering 7/8 (removed 1) transitions.
// Phase 1: matrix 7 rows 8 cols
[2021-05-16 10:09:00] [INFO ] Computed 4 place invariants in 0 ms
[2021-05-16 10:09:00] [INFO ] Implicit Places using invariants in 12 ms returned []
// Phase 1: matrix 7 rows 8 cols
[2021-05-16 10:09:00] [INFO ] Computed 4 place invariants in 0 ms
[2021-05-16 10:09:00] [INFO ] Implicit Places using invariants and state equation in 13 ms returned []
Implicit Place search using SMT with State Equation took 26 ms to find 0 implicit places.
// Phase 1: matrix 7 rows 8 cols
[2021-05-16 10:09:00] [INFO ] Computed 4 place invariants in 0 ms
[2021-05-16 10:09:00] [INFO ] Dead Transitions using invariants and state equation in 10 ms returned []
Finished structural reductions, in 1 iterations. Remains : 8/9 places, 7/8 transitions.
Stuttering acceptance computed with spot in 132 ms :[p1, p1, (NOT p0), p1, (AND (NOT p0) (NOT p2) (NOT p1))]
Running random walk in product with property : SmallOperatingSystem-PT-MT4096DC1024-10 automaton TGBA [mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 1}, { cond=(AND p1 (NOT p0)), acceptance={} source=1 dest: 2}, { cond=p1, acceptance={} source=1 dest: 3}, { cond=(AND p1 p0 (NOT p2)), acceptance={} source=1 dest: 4}], [{ cond=(NOT p0), acceptance={0} source=2 dest: 2}, { cond=(AND p0 (NOT p2)), acceptance={} source=2 dest: 4}], [{ cond=(AND p1 (NOT p0)), acceptance={} source=3 dest: 2}, { cond=p1, acceptance={0} source=3 dest: 3}, { cond=(AND p1 p0 (NOT p2)), acceptance={} source=3 dest: 4}], [{ cond=(AND (NOT p1) (NOT p0) (NOT p2)), acceptance={0} source=4 dest: 2}, { cond=(AND (NOT p1) p0 (NOT p2)), acceptance={} source=4 dest: 4}]], initial=0, aps=[p1:(OR (LT s0 1) (LT s1 1) (LT s2 1)), p0:(OR (LT s0 1) (LT s2 1) (LT s5 1)), p2:(AND (OR (LT s0 1) (LT s1 1) (LT s2 1)) (OR (LT s0 1) (LT s2 1) (LT s5 1)))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 9 reset in 115 ms.
Stack based approach found an accepted trace after 39702 steps with 3 reset with depth 10567 and stack size 8581 in 56 ms.
FORMULA SmallOperatingSystem-PT-MT4096DC1024-10 FALSE TECHNIQUES STUTTER_TEST
Treatment of property SmallOperatingSystem-PT-MT4096DC1024-10 finished in 352 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !((F((p0&&G(!p1)))||X(F(p0))))], workingDir=/home/mcc/execution]
Support contains 4 out of 9 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Applied a total of 2 rules in 1 ms. Remains 8 /9 variables (removed 1) and now considering 7/8 (removed 1) transitions.
// Phase 1: matrix 7 rows 8 cols
[2021-05-16 10:09:01] [INFO ] Computed 4 place invariants in 1 ms
[2021-05-16 10:09:01] [INFO ] Implicit Places using invariants in 9 ms returned []
// Phase 1: matrix 7 rows 8 cols
[2021-05-16 10:09:01] [INFO ] Computed 4 place invariants in 0 ms
[2021-05-16 10:09:01] [INFO ] Implicit Places using invariants and state equation in 11 ms returned []
Implicit Place search using SMT with State Equation took 21 ms to find 0 implicit places.
// Phase 1: matrix 7 rows 8 cols
[2021-05-16 10:09:01] [INFO ] Computed 4 place invariants in 0 ms
[2021-05-16 10:09:01] [INFO ] Dead Transitions using invariants and state equation in 22 ms returned []
Finished structural reductions, in 1 iterations. Remains : 8/9 places, 7/8 transitions.
Stuttering acceptance computed with spot in 209 ms :[(NOT p0), (NOT p0), (AND (NOT p0) p1)]
Running random walk in product with property : SmallOperatingSystem-PT-MT4096DC1024-12 automaton TGBA [mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}], [{ cond=(OR (NOT p0) p1), acceptance={} source=1 dest: 0}, { cond=(AND p0 (NOT p1)), acceptance={} source=1 dest: 2}], [{ cond=(AND (NOT p0) p1), acceptance={} source=2 dest: 0}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(OR (LT s0 1) (LT s1 1) (LT s2 1)), p1:(GEQ s4 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Product exploration explored 100000 steps with 9 reset in 81 ms.
Stack based approach found an accepted trace after 5 steps with 0 reset with depth 6 and stack size 6 in 0 ms.
FORMULA SmallOperatingSystem-PT-MT4096DC1024-12 FALSE TECHNIQUES STUTTER_TEST
Treatment of property SmallOperatingSystem-PT-MT4096DC1024-12 finished in 351 ms.
Running Spot : CommandLine [args=[/home/mcc/BenchKit/bin//..//ltl2tgba, --hoaf=tv, -f, !((G((p0||X(p1))) U G(!p1)))], workingDir=/home/mcc/execution]
Support contains 4 out of 9 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Applied a total of 2 rules in 0 ms. Remains 8 /9 variables (removed 1) and now considering 7/8 (removed 1) transitions.
// Phase 1: matrix 7 rows 8 cols
[2021-05-16 10:09:01] [INFO ] Computed 4 place invariants in 1 ms
[2021-05-16 10:09:01] [INFO ] Implicit Places using invariants in 8 ms returned []
// Phase 1: matrix 7 rows 8 cols
[2021-05-16 10:09:01] [INFO ] Computed 4 place invariants in 0 ms
[2021-05-16 10:09:01] [INFO ] Implicit Places using invariants and state equation in 10 ms returned []
Implicit Place search using SMT with State Equation took 20 ms to find 0 implicit places.
// Phase 1: matrix 7 rows 8 cols
[2021-05-16 10:09:01] [INFO ] Computed 4 place invariants in 0 ms
[2021-05-16 10:09:01] [INFO ] Dead Transitions using invariants and state equation in 11 ms returned []
Finished structural reductions, in 1 iterations. Remains : 8/9 places, 7/8 transitions.
Stuttering acceptance computed with spot in 130 ms :[p1, (NOT p1), (AND (NOT p1) (NOT p0)), false, true, p1]
Running random walk in product with property : SmallOperatingSystem-PT-MT4096DC1024-13 automaton TGBA [mat=[[{ cond=(NOT p1), acceptance={} source=0 dest: 0}, { cond=p1, acceptance={0} source=0 dest: 0}, { cond=(AND p1 (NOT p0)), acceptance={} source=0 dest: 1}, { cond=(AND p1 p0), acceptance={} source=0 dest: 2}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=0 dest: 3}], [{ cond=(NOT p1), acceptance={} source=1 dest: 4}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={} source=2 dest: 1}, { cond=(AND (NOT p1) p0), acceptance={} source=2 dest: 2}], [{ cond=(NOT p1), acceptance={} source=3 dest: 5}], [{ cond=true, acceptance={0} source=4 dest: 4}], [{ cond=p1, acceptance={} source=5 dest: 4}, { cond=(NOT p1), acceptance={} source=5 dest: 5}]], initial=0, aps=[p1:(OR (LT s0 1) (LT s1 1) (LT s2 1)), p0:(GEQ s7 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch], stateDesc=[null, null, null, null, null, null][false, false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 8795 steps with 0 reset in 9 ms.
FORMULA SmallOperatingSystem-PT-MT4096DC1024-13 FALSE TECHNIQUES STUTTER_TEST
Treatment of property SmallOperatingSystem-PT-MT4096DC1024-13 finished in 182 ms.
All properties solved without resorting to model-checking.

BK_STOP 1621159742463

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ LTLFireability = StateSpace ]]
+ /home/mcc/BenchKit/bin//..//runeclipse.sh /home/mcc/execution LTLFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ cut -d . -f 9
++ ls /home/mcc/BenchKit/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202104292328.jar
+ VERSION=0
+ echo 'Running Version 0'
+ /home/mcc/BenchKit/bin//..//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination LTLFireability -spotpath /home/mcc/BenchKit/bin//..//ltlfilt -z3path /home/mcc/BenchKit/bin//..//z3/bin/z3 -yices2path /home/mcc/BenchKit/bin//..//yices/bin/yices -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT4096DC1024"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is SmallOperatingSystem-PT-MT4096DC1024, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r254-tall-162106745500125"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT4096DC1024.tgz
mv SmallOperatingSystem-PT-MT4096DC1024 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;