fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r251-tall-162106741600138
Last Updated
Jun 28, 2021

About the Execution of LoLA for SmallOperatingSystem-PT-MT8192DC2048

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
9454.584 260467.00 236760.00 707.50 ??????F????F???? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r251-tall-162106741600138.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is SmallOperatingSystem-PT-MT8192DC2048, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r251-tall-162106741600138
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 424K
-rw-r--r-- 1 mcc users 20K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 124K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 15K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 108K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.2K Mar 28 16:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 16:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 28 16:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.5K Mar 27 13:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 27 13:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Mar 25 19:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 25 19:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Mar 22 08:16 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Mar 22 08:16 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:52 equiv_col
-rw-r--r-- 1 mcc users 13 May 5 16:52 instance
-rw-r--r-- 1 mcc users 6 May 5 16:52 iscolored
-rw-r--r-- 1 mcc users 8.1K May 5 16:52 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1621122553042

starting LoLA
BK_INPUT SmallOperatingSystem-PT-MT8192DC2048
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1621122813509

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 10 (type EXCL) for 9 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03
lola: time limit : 112 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 69 (type FNDP) for 43 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type EQUN) for 43 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SRCH) for 43 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 69 (type FNDP) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 70 (type EQUN) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13 (obsolete)
lola: CANCELED task # 72 (type SRCH) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 72 (type SRCH) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
sara: try reading problem file /home/mcc/execution/CTLFireability-70.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.

lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 70 (type EQUN) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/211 6/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03 1325433 m, 265086 m/sec, 6610986 t fired, .

Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/211 12/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03 2645774 m, 264068 m/sec, 13212910 t fired, .

Time elapsed: 10 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/211 17/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03 3947068 m, 260258 m/sec, 19719591 t fired, .

Time elapsed: 15 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/211 23/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03 5250870 m, 260760 m/sec, 26238810 t fired, .

Time elapsed: 20 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/211 28/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03 6554386 m, 260703 m/sec, 32756603 t fired, .

Time elapsed: 25 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 76 (type EXCL) for 24 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08
lola: time limit : 223 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 1 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
76 EXEF EXCL 5/223 16/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08 4705604 m, 941120 m/sec, 8334408 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 1 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
76 EXEF EXCL 10/223 30/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08 9131626 m, 885204 m/sec, 16203471 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 76 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL) for 65 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15
lola: time limit : 237 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 5/237 19/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15 4459525 m, 891905 m/sec, 8903390 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 66 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/253 6/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12 1275450 m, 255090 m/sec, 7609891 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/253 11/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12 2511291 m, 247168 m/sec, 15025137 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/253 16/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12 3724795 m, 242700 m/sec, 22306356 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/253 21/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12 4933344 m, 241709 m/sec, 29557845 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/253 26/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12 6141869 m, 241705 m/sec, 36809189 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/253 31/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12 7351984 m, 242023 m/sec, 44070076 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11
lola: result : false
lola: markings : 16385
lola: fired transitions : 16393
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09
lola: time limit : 292 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/292 10/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09 2288207 m, 457641 m/sec, 6848606 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/292 19/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09 4424092 m, 427177 m/sec, 13256609 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/292 28/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09 6551519 m, 425485 m/sec, 19639234 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07
lola: time limit : 317 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/317 6/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07 1359864 m, 271972 m/sec, 6832315 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/317 12/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07 2683481 m, 264723 m/sec, 13450613 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/317 17/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07 3978725 m, 259048 m/sec, 19927040 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/317 23/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07 5269447 m, 258144 m/sec, 26380865 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/317 28/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07 6552324 m, 256575 m/sec, 32795453 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06
lola: time limit : 346 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06
lola: result : false
lola: markings : 4097
lola: fired transitions : 12281
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05
lola: time limit : 384 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/384 15/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05 3460683 m, 692136 m/sec, 10366227 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/384 29/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05 6685730 m, 645009 m/sec, 20041892 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02
lola: time limit : 430 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/430 12/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02 2758189 m, 551637 m/sec, 11033203 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/430 23/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02 5312062 m, 510774 m/sec, 21249107 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01
lola: time limit : 490 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/490 12/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01 2762990 m, 552598 m/sec, 8273030 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/490 23/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01 5334529 m, 514307 m/sec, 15988066 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00
lola: time limit : 569 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/569 12/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 2797236 m, 559447 m/sec, 8375771 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/569 23/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 5398735 m, 520299 m/sec, 16180690 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 1 0 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 79 (type EXCL) for 43 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13
lola: time limit : 680 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 0 1 0 8 0 0 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 AGEF EXCL 5/680 17/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13 4422013 m, 884402 m/sec, 8828356 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 79 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 0 0 0 8 0 1 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 78 (type EXCL) for 34 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10
lola: time limit : 847 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 0 0 0 8 0 1 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 AGEF EXCL 5/847 14/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10 3592243 m, 718448 m/sec, 5381158 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 0 0 0 8 0 1 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 AGEF EXCL 10/847 26/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10 6929169 m, 667385 m/sec, 10385430 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 78 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 0 0 0 8 0 1 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 63 (type EXCL) for 62 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14
lola: time limit : 1125 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 0 0 0 8 0 1 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 AGEF EXCL 5/1125 19/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14 4909977 m, 981995 m/sec, 9804365 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 63 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 0 0 0 8 0 1 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 77 (type EXCL) for 24 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08
lola: time limit : 1682 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 0 1 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 0 0 0 8 0 1 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
77 LTL EXCL 5/1682 24/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08 3635838 m, 727167 m/sec, 7255878 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 77 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 0 0 0 8 0 1 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04
lola: time limit : 3355 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 0 0 0 8 0 1 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/3355 12/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04 2800634 m, 560126 m/sec, 11186603 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 0 0 0 8 0 1 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/3355 24/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04 5487119 m, 537297 m/sec, 21932980 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ 0 0 0 0 8 0 1 10
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CONJ unknown CONJ
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: EFAG unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CONJ unknown CONJ
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: AGEF unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: CTL unknown AGGR


Time elapsed: 260 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT8192DC2048"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is SmallOperatingSystem-PT-MT8192DC2048, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r251-tall-162106741600138"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT8192DC2048.tgz
mv SmallOperatingSystem-PT-MT8192DC2048 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;