About the Execution of LoLA for SimpleLoadBal-PT-10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4856.808 | 116471.00 | 452704.00 | 32.70 | TTFTFFTTFT?TTFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r232-smll-162106562600370.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is SimpleLoadBal-PT-10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r232-smll-162106562600370
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 984K
-rw-r--r-- 1 mcc users 26K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 142K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 21K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 100K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Apr 26 07:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 26 07:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K Apr 26 07:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 26 07:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.5K Mar 27 13:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 21K Mar 27 13:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.7K Mar 25 19:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 25 19:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 22 08:16 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Mar 22 08:16 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:52 equiv_col
-rw-r--r-- 1 mcc users 3 May 5 16:52 instance
-rw-r--r-- 1 mcc users 6 May 5 16:52 iscolored
-rw-r--r-- 1 mcc users 535K May 5 16:52 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-00
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-01
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-02
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-03
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-04
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-05
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-06
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-07
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-08
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-09
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-10
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-11
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-12
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-13
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-14
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1621173261673
starting LoLA
BK_INPUT SimpleLoadBal-PT-10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA SimpleLoadBal-PT-10-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SimpleLoadBal-PT-10-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1621173378144
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 4 (type EXCL) for 3 SimpleLoadBal-PT-10-CTLFireability-01
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 4 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-01
lola: result : true
lola: markings : 50
lola: fired transitions : 159
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: LAUNCH task # 46 (type EXCL) for 45 SimpleLoadBal-PT-10-CTLFireability-15
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 49 (type FNDP) for 12 SimpleLoadBal-PT-10-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN) for 12 SimpleLoadBal-PT-10-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SRCH) for 12 SimpleLoadBal-PT-10-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 49 (type FNDP) for SimpleLoadBal-PT-10-CTLFireability-04
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 50 (type EQUN) for SimpleLoadBal-PT-10-CTLFireability-04 (obsolete)
lola: CANCELED task # 52 (type SRCH) for SimpleLoadBal-PT-10-CTLFireability-04 (obsolete)
lola: FINISHED task # 52 (type SRCH) for SimpleLoadBal-PT-10-CTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 54 (type FNDP) for 27 SimpleLoadBal-PT-10-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 27 SimpleLoadBal-PT-10-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SRCH) for 27 SimpleLoadBal-PT-10-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 54 (type FNDP) for SimpleLoadBal-PT-10-CTLFireability-09
lola: result : true
lola: fired transitions : 89
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 57 (type EQUN) for SimpleLoadBal-PT-10-CTLFireability-09 (obsolete)
lola: CANCELED task # 59 (type SRCH) for SimpleLoadBal-PT-10-CTLFireability-09 (obsolete)
lola: LAUNCH task # 53 (type FNDP) for 36 SimpleLoadBal-PT-10-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 55 (type EQUN) for 36 SimpleLoadBal-PT-10-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 36 SimpleLoadBal-PT-10-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 53 (type FNDP) for SimpleLoadBal-PT-10-CTLFireability-12
lola: result : true
lola: fired transitions : 225
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 55 (type EQUN) for SimpleLoadBal-PT-10-CTLFireability-12 (obsolete)
lola: CANCELED task # 60 (type SRCH) for SimpleLoadBal-PT-10-CTLFireability-12 (obsolete)
sara: try reading problem file /home/mcc/execution/CTLFireability-50.sara.
sara: try reading problem file /home/mcc/execution/CTLFireability-57.sara.
sara: try reading problem file /home/mcc/execution/CTLFireability-55.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 46 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-15
lola: result : false
lola: markings : 98135
lola: fired transitions : 230229
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 SimpleLoadBal-PT-10-CTLFireability-13
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-13
lola: result : false
lola: markings : 65
lola: fired transitions : 109
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 SimpleLoadBal-PT-10-CTLFireability-11
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-11
lola: result : true
lola: markings : 295
lola: fired transitions : 493
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 SimpleLoadBal-PT-10-CTLFireability-10
lola: time limit : 399 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 3/399 2/32 SimpleLoadBal-PT-10-CTLFireability-10 329983 m, 65996 m/sec, 1668374 t fired, .
Time elapsed: 7 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 8/399 4/32 SimpleLoadBal-PT-10-CTLFireability-10 869235 m, 107850 m/sec, 4351632 t fired, .
Time elapsed: 12 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 13/399 6/32 SimpleLoadBal-PT-10-CTLFireability-10 1298775 m, 85908 m/sec, 6396056 t fired, .
Time elapsed: 17 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 18/399 8/32 SimpleLoadBal-PT-10-CTLFireability-10 1872565 m, 114758 m/sec, 9094805 t fired, .
Time elapsed: 22 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 23/399 10/32 SimpleLoadBal-PT-10-CTLFireability-10 2332361 m, 91959 m/sec, 11167747 t fired, .
Time elapsed: 27 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 28/399 12/32 SimpleLoadBal-PT-10-CTLFireability-10 2826599 m, 98847 m/sec, 13377327 t fired, .
Time elapsed: 32 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 33/399 15/32 SimpleLoadBal-PT-10-CTLFireability-10 3320516 m, 98783 m/sec, 15660215 t fired, .
Time elapsed: 37 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 38/399 16/32 SimpleLoadBal-PT-10-CTLFireability-10 3790562 m, 94009 m/sec, 17796769 t fired, .
Time elapsed: 42 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 43/399 18/32 SimpleLoadBal-PT-10-CTLFireability-10 4264362 m, 94760 m/sec, 20029344 t fired, .
Time elapsed: 47 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 48/399 20/32 SimpleLoadBal-PT-10-CTLFireability-10 4647563 m, 76640 m/sec, 21801487 t fired, .
Time elapsed: 52 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 53/399 22/32 SimpleLoadBal-PT-10-CTLFireability-10 5060923 m, 82672 m/sec, 23708637 t fired, .
Time elapsed: 57 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 58/399 24/32 SimpleLoadBal-PT-10-CTLFireability-10 5476210 m, 83057 m/sec, 25639072 t fired, .
Time elapsed: 62 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 63/399 26/32 SimpleLoadBal-PT-10-CTLFireability-10 5966984 m, 98154 m/sec, 27858951 t fired, .
Time elapsed: 67 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 68/399 28/32 SimpleLoadBal-PT-10-CTLFireability-10 6462145 m, 99032 m/sec, 30070740 t fired, .
Time elapsed: 72 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 73/399 30/32 SimpleLoadBal-PT-10-CTLFireability-10 6904771 m, 88525 m/sec, 32018297 t fired, .
Time elapsed: 77 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 78/399 32/32 SimpleLoadBal-PT-10-CTLFireability-10 7363932 m, 91832 m/sec, 34120397 t fired, .
Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 SimpleLoadBal-PT-10-CTLFireability-08
lola: time limit : 439 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-08
lola: result : false
lola: markings : 11406
lola: fired transitions : 14777
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 SimpleLoadBal-PT-10-CTLFireability-03
lola: time limit : 501 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-03
lola: result : true
lola: markings : 23
lola: fired transitions : 22
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 SimpleLoadBal-PT-10-CTLFireability-02
lola: time limit : 585 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-02
lola: result : false
lola: markings : 105
lola: fired transitions : 184
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 SimpleLoadBal-PT-10-CTLFireability-00
lola: time limit : 702 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-03: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-08: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/702 6/32 SimpleLoadBal-PT-10-CTLFireability-00 1212817 m, 242563 m/sec, 1737864 t fired, .
Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-03: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-08: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/702 12/32 SimpleLoadBal-PT-10-CTLFireability-00 2753154 m, 308067 m/sec, 4078805 t fired, .
Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-03: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-08: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/702 17/32 SimpleLoadBal-PT-10-CTLFireability-00 3846988 m, 218766 m/sec, 5776746 t fired, .
Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-03: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-08: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/702 21/32 SimpleLoadBal-PT-10-CTLFireability-00 5012108 m, 233024 m/sec, 7600808 t fired, .
Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-03: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-08: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/702 26/32 SimpleLoadBal-PT-10-CTLFireability-00 6093519 m, 216282 m/sec, 9335954 t fired, .
Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-00
lola: result : true
lola: markings : 7040605
lola: fired transitions : 10923371
lola: time used : 30.000000
lola: memory pages used : 30
lola: LAUNCH task # 22 (type EXCL) for 21 SimpleLoadBal-PT-10-CTLFireability-07
lola: time limit : 870 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-07
lola: result : true
lola: markings : 29
lola: fired transitions : 116
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 SimpleLoadBal-PT-10-CTLFireability-05
lola: time limit : 1161 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-05
lola: result : false
lola: markings : 32
lola: fired transitions : 96
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 SimpleLoadBal-PT-10-CTLFireability-06
lola: time limit : 1741 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-06
lola: result : true
lola: markings : 28
lola: fired transitions : 32
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 SimpleLoadBal-PT-10-CTLFireability-14
lola: time limit : 3483 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-14
lola: result : false
lola: markings : 168
lola: fired transitions : 693
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-00: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-03: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: AG false findpath
SimpleLoadBal-PT-10-CTLFireability-05: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-08: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-10: CTL unknown AGGR
SimpleLoadBal-PT-10-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-14: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker
Time elapsed: 117 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SimpleLoadBal-PT-10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is SimpleLoadBal-PT-10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r232-smll-162106562600370"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SimpleLoadBal-PT-10.tgz
mv SimpleLoadBal-PT-10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;