About the Execution of LoLA for RwMutex-PT-r0500w0010
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16247.224 | 1486068.00 | 2433731.00 | 4154.90 | ????????FTF???FT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r194-smll-162089449000186.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is RwMutex-PT-r0500w0010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r194-smll-162089449000186
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 119K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 89K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Mar 28 16:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 16:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 16:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Mar 27 11:09 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 27 11:09 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.1K Mar 25 14:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 21K Mar 25 14:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 08:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 08:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 11 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 1.1M May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-00
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-01
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-02
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-03
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-04
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-05
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-06
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-07
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-08
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-09
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-10
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-11
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-12
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-13
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-14
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620947905790
starting LoLA
BK_INPUT RwMutex-PT-r0500w0010
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA RwMutex-PT-r0500w0010-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0500w0010-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0500w0010-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0500w0010-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0500w0010-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620949391858
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 46 (type EXCL) for 45 RwMutex-PT-r0500w0010-CTLFireability-15
lola: time limit : 221 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 46 (type EXCL) for RwMutex-PT-r0500w0010-CTLFireability-15
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 RwMutex-PT-r0500w0010-CTLFireability-02
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 1/236 1/32 RwMutex-PT-r0500w0010-CTLFireability-02 20467 m, 4093 m/sec, 137886 t fired, .
Time elapsed: 60 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 6/236 2/32 RwMutex-PT-r0500w0010-CTLFireability-02 295776 m, 55061 m/sec, 1505645 t fired, .
Time elapsed: 65 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 11/236 3/32 RwMutex-PT-r0500w0010-CTLFireability-02 528999 m, 46644 m/sec, 3156690 t fired, .
Time elapsed: 70 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 16/236 5/32 RwMutex-PT-r0500w0010-CTLFireability-02 742310 m, 42662 m/sec, 5042488 t fired, .
Time elapsed: 75 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 21/236 6/32 RwMutex-PT-r0500w0010-CTLFireability-02 962178 m, 43973 m/sec, 6910905 t fired, .
Time elapsed: 80 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 26/236 7/32 RwMutex-PT-r0500w0010-CTLFireability-02 1162265 m, 40017 m/sec, 8817979 t fired, .
Time elapsed: 85 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 31/236 8/32 RwMutex-PT-r0500w0010-CTLFireability-02 1304905 m, 28528 m/sec, 10276959 t fired, .
Time elapsed: 90 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 36/236 9/32 RwMutex-PT-r0500w0010-CTLFireability-02 1492575 m, 37534 m/sec, 12070718 t fired, .
Time elapsed: 95 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 41/236 11/32 RwMutex-PT-r0500w0010-CTLFireability-02 1683588 m, 38202 m/sec, 13984783 t fired, .
Time elapsed: 100 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 46/236 12/32 RwMutex-PT-r0500w0010-CTLFireability-02 1890256 m, 41333 m/sec, 15864292 t fired, .
Time elapsed: 105 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 51/236 13/32 RwMutex-PT-r0500w0010-CTLFireability-02 2084370 m, 38822 m/sec, 17774619 t fired, .
Time elapsed: 110 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 56/236 14/32 RwMutex-PT-r0500w0010-CTLFireability-02 2270953 m, 37316 m/sec, 19679111 t fired, .
Time elapsed: 115 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 61/236 15/32 RwMutex-PT-r0500w0010-CTLFireability-02 2455155 m, 36840 m/sec, 21595464 t fired, .
Time elapsed: 120 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 66/236 16/32 RwMutex-PT-r0500w0010-CTLFireability-02 2624923 m, 33953 m/sec, 23315218 t fired, .
Time elapsed: 125 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 71/236 17/32 RwMutex-PT-r0500w0010-CTLFireability-02 2799643 m, 34944 m/sec, 25058823 t fired, .
Time elapsed: 130 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 76/236 19/32 RwMutex-PT-r0500w0010-CTLFireability-02 2990298 m, 38131 m/sec, 26894175 t fired, .
Time elapsed: 135 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 81/236 20/32 RwMutex-PT-r0500w0010-CTLFireability-02 3194726 m, 40885 m/sec, 28780198 t fired, .
Time elapsed: 140 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 86/236 21/32 RwMutex-PT-r0500w0010-CTLFireability-02 3390719 m, 39198 m/sec, 30674046 t fired, .
Time elapsed: 145 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 91/236 22/32 RwMutex-PT-r0500w0010-CTLFireability-02 3569524 m, 35761 m/sec, 32595600 t fired, .
Time elapsed: 150 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 96/236 23/32 RwMutex-PT-r0500w0010-CTLFireability-02 3770356 m, 40166 m/sec, 34463385 t fired, .
Time elapsed: 155 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 101/236 25/32 RwMutex-PT-r0500w0010-CTLFireability-02 3965592 m, 39047 m/sec, 36354409 t fired, .
Time elapsed: 160 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 106/236 26/32 RwMutex-PT-r0500w0010-CTLFireability-02 4159303 m, 38742 m/sec, 38248040 t fired, .
Time elapsed: 165 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 111/236 27/32 RwMutex-PT-r0500w0010-CTLFireability-02 4337558 m, 35651 m/sec, 40173046 t fired, .
Time elapsed: 170 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 116/236 28/32 RwMutex-PT-r0500w0010-CTLFireability-02 4520506 m, 36589 m/sec, 42086942 t fired, .
Time elapsed: 175 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 121/236 29/32 RwMutex-PT-r0500w0010-CTLFireability-02 4686106 m, 33120 m/sec, 44023449 t fired, .
Time elapsed: 180 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 126/236 30/32 RwMutex-PT-r0500w0010-CTLFireability-02 4862752 m, 35329 m/sec, 45943184 t fired, .
Time elapsed: 185 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 131/236 31/32 RwMutex-PT-r0500w0010-CTLFireability-02 5054922 m, 38434 m/sec, 47834160 t fired, .
Time elapsed: 190 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 136/236 32/32 RwMutex-PT-r0500w0010-CTLFireability-02 5240106 m, 37036 m/sec, 49735830 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for RwMutex-PT-r0500w0010-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 RwMutex-PT-r0500w0010-CTLFireability-14
lola: time limit : 242 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for RwMutex-PT-r0500w0010-CTLFireability-14
lola: result : false
lola: markings : 12
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 RwMutex-PT-r0500w0010-CTLFireability-12
lola: time limit : 261 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 1568 m, 313 m/sec, 6451 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 3281 m, 342 m/sec, 14309 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 4998 m, 343 m/sec, 22458 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 6715 m, 343 m/sec, 30732 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 8433 m, 343 m/sec, 38740 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 10151 m, 343 m/sec, 46405 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 11869 m, 343 m/sec, 54184 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 13586 m, 343 m/sec, 62273 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 15303 m, 343 m/sec, 70365 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 17049 m, 349 m/sec, 78468 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 18800 m, 350 m/sec, 86586 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 60/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 20552 m, 350 m/sec, 94356 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 65/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 22303 m, 350 m/sec, 102643 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 70/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 24054 m, 350 m/sec, 110905 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 75/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 25805 m, 350 m/sec, 119023 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 80/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 27557 m, 350 m/sec, 127237 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 85/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 29309 m, 350 m/sec, 134921 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 90/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 31060 m, 350 m/sec, 143150 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 95/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 32844 m, 356 m/sec, 151614 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 100/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 34492 m, 329 m/sec, 159282 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 105/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 36088 m, 319 m/sec, 166895 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 110/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 37877 m, 357 m/sec, 174546 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 115/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 39666 m, 357 m/sec, 182864 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 120/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 41451 m, 357 m/sec, 191347 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 125/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 43232 m, 356 m/sec, 199773 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 130/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 45016 m, 356 m/sec, 208288 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 135/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 46800 m, 356 m/sec, 215930 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 140/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 48614 m, 362 m/sec, 224462 t fired, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 145/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 50437 m, 364 m/sec, 233120 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 150/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 52260 m, 364 m/sec, 241672 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 155/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 54083 m, 364 m/sec, 250151 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 160/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 55905 m, 364 m/sec, 258295 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 165/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 57726 m, 364 m/sec, 266947 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 170/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 59548 m, 364 m/sec, 275601 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 175/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 61371 m, 364 m/sec, 284216 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 180/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 63190 m, 363 m/sec, 292248 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 185/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 65044 m, 370 m/sec, 300618 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 190/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 67436 m, 478 m/sec, 311827 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 195/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 69828 m, 478 m/sec, 323094 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 200/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 72221 m, 478 m/sec, 333923 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 205/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 74614 m, 478 m/sec, 344780 t fired, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 210/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 77007 m, 478 m/sec, 356430 t fired, .
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 215/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 79399 m, 478 m/sec, 367876 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 220/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 81794 m, 479 m/sec, 378128 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 225/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 84186 m, 478 m/sec, 389631 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 230/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 86580 m, 478 m/sec, 400718 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 235/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 88973 m, 478 m/sec, 412070 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 240/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 91367 m, 478 m/sec, 422769 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 245/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 93761 m, 478 m/sec, 433826 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 250/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 96154 m, 478 m/sec, 445135 t fired, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 255/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 98548 m, 478 m/sec, 456079 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 260/261 1/32 RwMutex-PT-r0500w0010-CTLFireability-12 100943 m, 479 m/sec, 466845 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for RwMutex-PT-r0500w0010-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 0 0 1 1 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 RwMutex-PT-r0500w0010-CTLFireability-10
lola: time limit : 261 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 37 (type EXCL) for 36 RwMutex-PT-r0500w0010-CTLFireability-12
lola: time limit : 3135 sec
lola: memory limit: 5 pages
lola: FINISHED task # 31 (type EXCL) for RwMutex-PT-r0500w0010-CTLFireability-10
lola: result : false
lola: markings : 1346
lola: fired transitions : 2702
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 1543 m, -19880 m/sec, 6351 t fired, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 3256 m, 342 m/sec, 14209 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 4967 m, 342 m/sec, 22333 t fired, .
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 6679 m, 342 m/sec, 30520 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 8392 m, 342 m/sec, 38498 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 10105 m, 342 m/sec, 46221 t fired, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 11817 m, 342 m/sec, 53894 t fired, .
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 13530 m, 342 m/sec, 61968 t fired, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 15242 m, 342 m/sec, 70068 t fired, .
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 16981 m, 347 m/sec, 78105 t fired, .
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 18726 m, 349 m/sec, 86310 t fired, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 60/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 20470 m, 348 m/sec, 93931 t fired, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 65/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 22215 m, 349 m/sec, 102129 t fired, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 70/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 23959 m, 348 m/sec, 110355 t fired, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 75/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 25703 m, 348 m/sec, 118523 t fired, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 80/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 27447 m, 348 m/sec, 126845 t fired, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 85/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 29190 m, 348 m/sec, 134283 t fired, .
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 90/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 30933 m, 348 m/sec, 142463 t fired, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 95/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 32706 m, 354 m/sec, 150895 t fired, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 100/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 34490 m, 356 m/sec, 159272 t fired, .
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 105/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 36273 m, 356 m/sec, 167749 t fired, .
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 110/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 38056 m, 356 m/sec, 175409 t fired, .
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 115/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 39840 m, 356 m/sec, 183813 t fired, .
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 120/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 41623 m, 356 m/sec, 192264 t fired, .
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 125/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 43406 m, 356 m/sec, 200606 t fired, .
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 130/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 45189 m, 356 m/sec, 208990 t fired, .
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 135/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 46972 m, 356 m/sec, 216824 t fired, .
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 140/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 48790 m, 363 m/sec, 225438 t fired, .
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 145/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 50612 m, 364 m/sec, 234091 t fired, .
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 150/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 52434 m, 364 m/sec, 242617 t fired, .
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 155/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 54256 m, 364 m/sec, 250881 t fired, .
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 160/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 56079 m, 364 m/sec, 259186 t fired, .
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 165/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 57901 m, 364 m/sec, 267727 t fired, .
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 170/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 59686 m, 357 m/sec, 276262 t fired, .
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 175/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 61495 m, 361 m/sec, 284943 t fired, .
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 180/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 63219 m, 344 m/sec, 292353 t fired, .
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 185/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 65070 m, 370 m/sec, 300718 t fired, .
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 190/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 67459 m, 477 m/sec, 311934 t fired, .
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 195/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 69832 m, 474 m/sec, 323121 t fired, .
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 200/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 72221 m, 477 m/sec, 333923 t fired, .
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 205/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 74591 m, 474 m/sec, 344674 t fired, .
Time elapsed: 670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 210/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 76963 m, 474 m/sec, 356207 t fired, .
Time elapsed: 675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 215/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 79353 m, 478 m/sec, 367701 t fired, .
Time elapsed: 680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 220/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 81725 m, 474 m/sec, 377789 t fired, .
Time elapsed: 685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 225/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 84089 m, 472 m/sec, 389099 t fired, .
Time elapsed: 690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 230/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 86440 m, 470 m/sec, 400109 t fired, .
Time elapsed: 695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 235/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 88815 m, 475 m/sec, 411349 t fired, .
Time elapsed: 700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 240/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 91190 m, 475 m/sec, 421904 t fired, .
Time elapsed: 705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 245/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 93565 m, 475 m/sec, 432973 t fired, .
Time elapsed: 710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 250/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 95953 m, 477 m/sec, 444099 t fired, .
Time elapsed: 715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 255/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 98340 m, 477 m/sec, 455264 t fired, .
Time elapsed: 720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 260/261 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 100725 m, 477 m/sec, 465852 t fired, .
Time elapsed: 725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for RwMutex-PT-r0500w0010-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 0 0 1 1 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 RwMutex-PT-r0500w0010-CTLFireability-09
lola: time limit : 260 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 37 (type EXCL) for 36 RwMutex-PT-r0500w0010-CTLFireability-12
lola: time limit : 2870 sec
lola: memory limit: 5 pages
lola: FINISHED task # 28 (type EXCL) for RwMutex-PT-r0500w0010-CTLFireability-09
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 1601 m, -19824 m/sec, 6577 t fired, .
Time elapsed: 735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 3301 m, 340 m/sec, 14385 t fired, .
Time elapsed: 740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 5011 m, 342 m/sec, 22502 t fired, .
Time elapsed: 745 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 6715 m, 340 m/sec, 30732 t fired, .
Time elapsed: 750 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 8403 m, 337 m/sec, 38563 t fired, .
Time elapsed: 755 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 10097 m, 338 m/sec, 46178 t fired, .
Time elapsed: 760 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 11679 m, 316 m/sec, 53184 t fired, .
Time elapsed: 765 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 13305 m, 325 m/sec, 60736 t fired, .
Time elapsed: 770 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 14870 m, 313 m/sec, 68056 t fired, .
Time elapsed: 775 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 16573 m, 340 m/sec, 76069 t fired, .
Time elapsed: 780 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 18315 m, 348 m/sec, 84485 t fired, .
Time elapsed: 785 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 60/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 20061 m, 349 m/sec, 91929 t fired, .
Time elapsed: 790 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 65/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 21801 m, 348 m/sec, 99952 t fired, .
Time elapsed: 795 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 70/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 23532 m, 346 m/sec, 108230 t fired, .
Time elapsed: 800 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 75/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 25255 m, 344 m/sec, 116329 t fired, .
Time elapsed: 805 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 80/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 26961 m, 341 m/sec, 124655 t fired, .
Time elapsed: 810 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 85/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 28695 m, 346 m/sec, 131937 t fired, .
Time elapsed: 815 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 90/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 30409 m, 342 m/sec, 139829 t fired, .
Time elapsed: 820 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 95/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 32152 m, 348 m/sec, 148240 t fired, .
Time elapsed: 825 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 100/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 33933 m, 356 m/sec, 156573 t fired, .
Time elapsed: 830 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 105/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 35717 m, 356 m/sec, 165271 t fired, .
Time elapsed: 835 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 110/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 37503 m, 357 m/sec, 172770 t fired, .
Time elapsed: 840 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 115/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 39287 m, 356 m/sec, 181008 t fired, .
Time elapsed: 845 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 120/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 41069 m, 356 m/sec, 189579 t fired, .
Time elapsed: 850 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 125/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 42839 m, 354 m/sec, 197836 t fired, .
Time elapsed: 855 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 130/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 44608 m, 353 m/sec, 206456 t fired, .
Time elapsed: 860 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 135/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 46377 m, 353 m/sec, 213924 t fired, .
Time elapsed: 865 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 140/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 48166 m, 357 m/sec, 222163 t fired, .
Time elapsed: 870 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 145/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 49980 m, 362 m/sec, 230852 t fired, .
Time elapsed: 875 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 150/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 51753 m, 354 m/sec, 239182 t fired, .
Time elapsed: 880 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 155/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 53491 m, 347 m/sec, 247595 t fired, .
Time elapsed: 885 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 160/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 55273 m, 356 m/sec, 255160 t fired, .
Time elapsed: 890 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 165/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 57089 m, 363 m/sec, 263568 t fired, .
Time elapsed: 895 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 170/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 58862 m, 354 m/sec, 272006 t fired, .
Time elapsed: 900 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 175/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 60663 m, 360 m/sec, 280479 t fired, .
Time elapsed: 905 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 180/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 62488 m, 365 m/sec, 289277 t fired, .
Time elapsed: 910 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 185/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 64308 m, 364 m/sec, 297087 t fired, .
Time elapsed: 915 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 190/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 66529 m, 444 m/sec, 307744 t fired, .
Time elapsed: 920 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 195/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 68928 m, 479 m/sec, 318876 t fired, .
Time elapsed: 925 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 200/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 71324 m, 479 m/sec, 330249 t fired, .
Time elapsed: 930 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 205/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 73722 m, 479 m/sec, 340973 t fired, .
Time elapsed: 935 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 210/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 76120 m, 479 m/sec, 352032 t fired, .
Time elapsed: 940 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 215/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 78517 m, 479 m/sec, 363368 t fired, .
Time elapsed: 945 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 220/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 80915 m, 479 m/sec, 374328 t fired, .
Time elapsed: 950 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 225/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 83313 m, 479 m/sec, 385104 t fired, .
Time elapsed: 955 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 230/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 85711 m, 479 m/sec, 396657 t fired, .
Time elapsed: 960 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 235/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 88108 m, 479 m/sec, 408340 t fired, .
Time elapsed: 965 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 240/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 90506 m, 479 m/sec, 418502 t fired, .
Time elapsed: 970 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 245/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 92903 m, 479 m/sec, 429962 t fired, .
Time elapsed: 975 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 250/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 95291 m, 477 m/sec, 441121 t fired, .
Time elapsed: 980 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 255/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 97664 m, 474 m/sec, 452376 t fired, .
Time elapsed: 985 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 260/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 100057 m, 478 m/sec, 463059 t fired, .
Time elapsed: 990 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for RwMutex-PT-r0500w0010-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 0 0 1 1 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 995 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 RwMutex-PT-r0500w0010-CTLFireability-08
lola: time limit : 260 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 37 (type EXCL) for 36 RwMutex-PT-r0500w0010-CTLFireability-12
lola: time limit : 2605 sec
lola: memory limit: 5 pages
lola: FINISHED task # 25 (type EXCL) for RwMutex-PT-r0500w0010-CTLFireability-08
lola: result : false
lola: markings : 8368
lola: fired transitions : 33804
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 1718 m, -19667 m/sec, 7040 t fired, .
Time elapsed: 1000 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 3358 m, 328 m/sec, 14600 t fired, .
Time elapsed: 1005 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 5071 m, 342 m/sec, 22730 t fired, .
Time elapsed: 1010 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 6786 m, 343 m/sec, 30998 t fired, .
Time elapsed: 1015 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 8500 m, 342 m/sec, 39131 t fired, .
Time elapsed: 1020 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 10210 m, 342 m/sec, 46640 t fired, .
Time elapsed: 1025 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 11922 m, 342 m/sec, 54467 t fired, .
Time elapsed: 1030 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 13609 m, 337 m/sec, 62395 t fired, .
Time elapsed: 1035 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 15282 m, 334 m/sec, 70258 t fired, .
Time elapsed: 1040 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 16994 m, 342 m/sec, 78173 t fired, .
Time elapsed: 1045 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 18635 m, 328 m/sec, 85978 t fired, .
Time elapsed: 1050 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 60/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 20354 m, 343 m/sec, 93320 t fired, .
Time elapsed: 1055 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 65/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 22002 m, 329 m/sec, 100958 t fired, .
Time elapsed: 1060 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 70/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 23742 m, 348 m/sec, 109213 t fired, .
Time elapsed: 1065 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 75/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 25467 m, 345 m/sec, 117335 t fired, .
Time elapsed: 1070 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 80/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 27177 m, 342 m/sec, 125560 t fired, .
Time elapsed: 1075 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 85/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 28889 m, 342 m/sec, 132853 t fired, .
Time elapsed: 1080 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 90/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 30630 m, 348 m/sec, 140900 t fired, .
Time elapsed: 1085 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 95/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 32393 m, 352 m/sec, 149301 t fired, .
Time elapsed: 1090 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 100/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 34172 m, 355 m/sec, 157664 t fired, .
Time elapsed: 1095 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 105/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 35951 m, 355 m/sec, 166249 t fired, .
Time elapsed: 1100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 110/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 37730 m, 355 m/sec, 173850 t fired, .
Time elapsed: 1105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 115/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 39509 m, 355 m/sec, 182086 t fired, .
Time elapsed: 1110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 120/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 41288 m, 355 m/sec, 190545 t fired, .
Time elapsed: 1115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 125/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 43066 m, 355 m/sec, 198914 t fired, .
Time elapsed: 1120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 130/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 44844 m, 355 m/sec, 207480 t fired, .
Time elapsed: 1125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 135/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 46622 m, 355 m/sec, 215078 t fired, .
Time elapsed: 1130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 140/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 48427 m, 361 m/sec, 223470 t fired, .
Time elapsed: 1135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 145/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 50246 m, 363 m/sec, 232104 t fired, .
Time elapsed: 1140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 150/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 52064 m, 363 m/sec, 240725 t fired, .
Time elapsed: 1145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 155/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 53856 m, 358 m/sec, 249272 t fired, .
Time elapsed: 1150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 160/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 55654 m, 359 m/sec, 256984 t fired, .
Time elapsed: 1155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 165/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 57432 m, 355 m/sec, 265344 t fired, .
Time elapsed: 1160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 170/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 59198 m, 353 m/sec, 273719 t fired, .
Time elapsed: 1165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 175/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 60996 m, 359 m/sec, 282146 t fired, .
Time elapsed: 1170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 180/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 62795 m, 359 m/sec, 290628 t fired, .
Time elapsed: 1175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 185/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 64593 m, 359 m/sec, 298505 t fired, .
Time elapsed: 1180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 190/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 66858 m, 453 m/sec, 309154 t fired, .
Time elapsed: 1185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 195/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 69209 m, 470 m/sec, 320116 t fired, .
Time elapsed: 1190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 200/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 71551 m, 468 m/sec, 331295 t fired, .
Time elapsed: 1195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 205/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 73922 m, 474 m/sec, 341737 t fired, .
Time elapsed: 1200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 210/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 76302 m, 476 m/sec, 352939 t fired, .
Time elapsed: 1205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 215/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 78679 m, 475 m/sec, 364136 t fired, .
Time elapsed: 1210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 220/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 81058 m, 475 m/sec, 374878 t fired, .
Time elapsed: 1215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 225/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 83433 m, 475 m/sec, 385664 t fired, .
Time elapsed: 1220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 230/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 85811 m, 475 m/sec, 397244 t fired, .
Time elapsed: 1225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 235/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 88188 m, 475 m/sec, 408649 t fired, .
Time elapsed: 1230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 240/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 90567 m, 475 m/sec, 418795 t fired, .
Time elapsed: 1235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 245/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 92943 m, 475 m/sec, 430184 t fired, .
Time elapsed: 1240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 250/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 95319 m, 475 m/sec, 441251 t fired, .
Time elapsed: 1245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 255/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 97684 m, 473 m/sec, 452449 t fired, .
Time elapsed: 1250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 260/260 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 100061 m, 475 m/sec, 463072 t fired, .
Time elapsed: 1255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for RwMutex-PT-r0500w0010-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 0 0 1 1 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 RwMutex-PT-r0500w0010-CTLFireability-07
lola: time limit : 260 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 37 (type EXCL) for 36 RwMutex-PT-r0500w0010-CTLFireability-12
lola: time limit : 2340 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 790 m, 158 m/sec, 5644 t fired, .
37 CTL EXCL 5/2340 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 1649 m, -19682 m/sec, 6760 t fired, .
Time elapsed: 1265 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 1629 m, 167 m/sec, 11591 t fired, .
37 CTL EXCL 10/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 3348 m, 339 m/sec, 14561 t fired, .
Time elapsed: 1270 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 2474 m, 169 m/sec, 17839 t fired, .
37 CTL EXCL 15/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 5044 m, 339 m/sec, 22628 t fired, .
Time elapsed: 1275 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 3320 m, 169 m/sec, 24432 t fired, .
37 CTL EXCL 20/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 6740 m, 339 m/sec, 30845 t fired, .
Time elapsed: 1280 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 4167 m, 169 m/sec, 30741 t fired, .
37 CTL EXCL 25/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 8437 m, 339 m/sec, 38761 t fired, .
Time elapsed: 1285 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 5015 m, 169 m/sec, 37580 t fired, .
37 CTL EXCL 30/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 10088 m, 330 m/sec, 46147 t fired, .
Time elapsed: 1290 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 5832 m, 163 m/sec, 43711 t fired, .
37 CTL EXCL 35/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 11760 m, 334 m/sec, 53614 t fired, .
Time elapsed: 1295 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 6644 m, 162 m/sec, 50296 t fired, .
37 CTL EXCL 40/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 13448 m, 337 m/sec, 61525 t fired, .
Time elapsed: 1300 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 7457 m, 162 m/sec, 56226 t fired, .
37 CTL EXCL 45/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 15135 m, 337 m/sec, 69445 t fired, .
Time elapsed: 1305 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 8249 m, 158 m/sec, 62461 t fired, .
37 CTL EXCL 50/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 16847 m, 342 m/sec, 77468 t fired, .
Time elapsed: 1310 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 9061 m, 162 m/sec, 68899 t fired, .
37 CTL EXCL 55/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 18565 m, 343 m/sec, 85655 t fired, .
Time elapsed: 1315 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 60/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 9871 m, 162 m/sec, 74908 t fired, .
37 CTL EXCL 60/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 20284 m, 343 m/sec, 92973 t fired, .
Time elapsed: 1320 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 65/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 10653 m, 156 m/sec, 80393 t fired, .
37 CTL EXCL 65/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 22004 m, 344 m/sec, 100965 t fired, .
Time elapsed: 1325 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 70/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 11463 m, 162 m/sec, 86499 t fired, .
37 CTL EXCL 70/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 23727 m, 344 m/sec, 109128 t fired, .
Time elapsed: 1330 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 75/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 12273 m, 162 m/sec, 92748 t fired, .
37 CTL EXCL 75/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 25453 m, 345 m/sec, 117264 t fired, .
Time elapsed: 1335 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 80/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 13084 m, 162 m/sec, 98887 t fired, .
37 CTL EXCL 80/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 27177 m, 344 m/sec, 125560 t fired, .
Time elapsed: 1340 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 85/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 13887 m, 160 m/sec, 105285 t fired, .
37 CTL EXCL 85/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 28836 m, 331 m/sec, 132597 t fired, .
Time elapsed: 1345 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 90/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 14693 m, 161 m/sec, 111364 t fired, .
37 CTL EXCL 90/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 30486 m, 330 m/sec, 140200 t fired, .
Time elapsed: 1350 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 95/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 15498 m, 161 m/sec, 117944 t fired, .
37 CTL EXCL 95/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 32156 m, 334 m/sec, 148258 t fired, .
Time elapsed: 1355 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 100/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 16236 m, 147 m/sec, 123272 t fired, .
37 CTL EXCL 100/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 33860 m, 340 m/sec, 156259 t fired, .
Time elapsed: 1360 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 105/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 17047 m, 162 m/sec, 129641 t fired, .
37 CTL EXCL 105/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 35623 m, 352 m/sec, 164849 t fired, .
Time elapsed: 1365 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 110/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 17803 m, 151 m/sec, 135693 t fired, .
37 CTL EXCL 110/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 37256 m, 326 m/sec, 171682 t fired, .
Time elapsed: 1370 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 115/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 18622 m, 163 m/sec, 141815 t fired, .
37 CTL EXCL 115/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 39007 m, 350 m/sec, 179709 t fired, .
Time elapsed: 1375 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 120/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 19378 m, 151 m/sec, 147067 t fired, .
37 CTL EXCL 120/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 40715 m, 341 m/sec, 187914 t fired, .
Time elapsed: 1380 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 125/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 20208 m, 166 m/sec, 153293 t fired, .
37 CTL EXCL 125/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 42459 m, 348 m/sec, 196168 t fired, .
Time elapsed: 1385 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 130/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 21039 m, 166 m/sec, 159701 t fired, .
37 CTL EXCL 130/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 44189 m, 346 m/sec, 204594 t fired, .
Time elapsed: 1390 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 135/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 21872 m, 166 m/sec, 165979 t fired, .
37 CTL EXCL 135/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 45931 m, 348 m/sec, 211964 t fired, .
Time elapsed: 1395 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 140/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 22700 m, 165 m/sec, 172587 t fired, .
37 CTL EXCL 140/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 47575 m, 328 m/sec, 219546 t fired, .
Time elapsed: 1400 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 145/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 23528 m, 165 m/sec, 178822 t fired, .
37 CTL EXCL 145/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 49280 m, 341 m/sec, 227649 t fired, .
Time elapsed: 1405 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 150/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 24389 m, 172 m/sec, 185834 t fired, .
37 CTL EXCL 150/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 51049 m, 353 m/sec, 236074 t fired, .
Time elapsed: 1410 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 155/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 25258 m, 173 m/sec, 192144 t fired, .
37 CTL EXCL 155/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 52664 m, 323 m/sec, 243981 t fired, .
Time elapsed: 1415 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 160/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 26123 m, 173 m/sec, 199235 t fired, .
37 CTL EXCL 160/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 54389 m, 345 m/sec, 251436 t fired, .
Time elapsed: 1420 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 165/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 26985 m, 172 m/sec, 205716 t fired, .
37 CTL EXCL 165/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 56113 m, 344 m/sec, 259303 t fired, .
Time elapsed: 1425 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 170/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 27847 m, 172 m/sec, 211982 t fired, .
37 CTL EXCL 170/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 57833 m, 344 m/sec, 267478 t fired, .
Time elapsed: 1430 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 175/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 28709 m, 172 m/sec, 218165 t fired, .
37 CTL EXCL 175/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 59556 m, 344 m/sec, 275638 t fired, .
Time elapsed: 1435 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 180/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 29570 m, 172 m/sec, 225051 t fired, .
37 CTL EXCL 180/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 61318 m, 352 m/sec, 283892 t fired, .
Time elapsed: 1440 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 185/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 30433 m, 172 m/sec, 231279 t fired, .
37 CTL EXCL 185/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 63109 m, 358 m/sec, 291896 t fired, .
Time elapsed: 1445 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 190/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 31298 m, 173 m/sec, 238374 t fired, .
37 CTL EXCL 190/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 64913 m, 360 m/sec, 300123 t fired, .
Time elapsed: 1450 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 195/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 32155 m, 171 m/sec, 244755 t fired, .
37 CTL EXCL 195/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 67286 m, 474 m/sec, 311081 t fired, .
Time elapsed: 1455 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 200/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 33016 m, 172 m/sec, 251630 t fired, .
37 CTL EXCL 200/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 69661 m, 475 m/sec, 322299 t fired, .
Time elapsed: 1460 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 205/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 33896 m, 176 m/sec, 258132 t fired, .
37 CTL EXCL 205/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 72020 m, 471 m/sec, 333189 t fired, .
Time elapsed: 1465 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 210/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 34786 m, 178 m/sec, 265184 t fired, .
37 CTL EXCL 210/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 74389 m, 473 m/sec, 343718 t fired, .
Time elapsed: 1470 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 215/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 35623 m, 167 m/sec, 271757 t fired, .
37 CTL EXCL 215/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 76669 m, 456 m/sec, 354598 t fired, .
Time elapsed: 1475 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0500w0010-CTLFireability-08: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-14: CTL false CTL model checker
RwMutex-PT-r0500w0010-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0500w0010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RwMutex-PT-r0500w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0500w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 220/260 1/32 RwMutex-PT-r0500w0010-CTLFireability-07 36129 m, 101 m/sec, 275490 t fired, .
37 CTL EXCL 220/234 1/5 RwMutex-PT-r0500w0010-CTLFireability-12 78046 m, 275 m/sec, 361081 t fired, .
Time elapsed: 1480 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 417 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r0500w0010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r0500w0010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r194-smll-162089449000186"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r0500w0010.tgz
mv RwMutex-PT-r0500w0010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;