fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r175-tajo-162089412100802
Last Updated
Jun 28, 2021

About the Execution of LoLA for ResAllocation-PT-R020C002

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
3617.176 180588.00 175031.00 47.60 FTFTF??TT?TT??FT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2021-input.r175-tajo-162089412100802.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
....................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is ResAllocation-PT-R020C002, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r175-tajo-162089412100802
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 18K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 157K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 82K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Mar 28 16:33 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 16:33 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 28 16:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 28 16:33 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.2K Mar 27 10:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 15K Mar 27 10:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Mar 25 14:04 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 25 14:04 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 22 08:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 08:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 9 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 85K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-00
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-01
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-02
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-03
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-04
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-05
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-06
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-07
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-08
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-09
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-10
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-11
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-12
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-13
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-14
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1621096841645

starting LoLA
BK_INPUT ResAllocation-PT-R020C002
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA ResAllocation-PT-R020C002-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R020C002-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R020C002-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R020C002-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R020C002-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R020C002-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R020C002-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R020C002-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R020C002-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R020C002-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R020C002-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1621097022233

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R020C002-CTLFireability-03
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 10 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-03
lola: result : true
lola: markings : 437026
lola: fired transitions : 1029716
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 58 (type EXCL) for 57 ResAllocation-PT-R020C002-CTLFireability-15
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-15
lola: result : true
lola: markings : 734
lola: fired transitions : 1270
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 ResAllocation-PT-R020C002-CTLFireability-14
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-14
lola: result : false
lola: markings : 76
lola: fired transitions : 160
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 ResAllocation-PT-R020C002-CTLFireability-13
lola: time limit : 224 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 4/224 7/32 ResAllocation-PT-R020C002-CTLFireability-13 1521853 m, 304370 m/sec, 8951663 t fired, .

Time elapsed: 5 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 9/224 14/32 ResAllocation-PT-R020C002-CTLFireability-13 3280781 m, 351785 m/sec, 21607436 t fired, .

Time elapsed: 10 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 14/224 21/32 ResAllocation-PT-R020C002-CTLFireability-13 5014665 m, 346776 m/sec, 34691688 t fired, .

Time elapsed: 15 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 19/224 28/32 ResAllocation-PT-R020C002-CTLFireability-13 6541600 m, 305387 m/sec, 47171289 t fired, .

Time elapsed: 20 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 52 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 49 (type EXCL) for 48 ResAllocation-PT-R020C002-CTLFireability-12
lola: time limit : 238 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/238 7/32 ResAllocation-PT-R020C002-CTLFireability-12 1497882 m, 299576 m/sec, 13251168 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/238 11/32 ResAllocation-PT-R020C002-CTLFireability-12 2492703 m, 198964 m/sec, 27015192 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 15/238 16/32 ResAllocation-PT-R020C002-CTLFireability-12 3661842 m, 233827 m/sec, 40532400 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 20/238 21/32 ResAllocation-PT-R020C002-CTLFireability-12 4821659 m, 231963 m/sec, 52794257 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 25/238 25/32 ResAllocation-PT-R020C002-CTLFireability-12 5864310 m, 208530 m/sec, 63774031 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 30/238 29/32 ResAllocation-PT-R020C002-CTLFireability-12 6823467 m, 191831 m/sec, 73682135 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 49 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 41 ResAllocation-PT-R020C002-CTLFireability-11
lola: time limit : 252 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/252 9/32 ResAllocation-PT-R020C002-CTLFireability-11 1933687 m, 386737 m/sec, 12944747 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/252 17/32 ResAllocation-PT-R020C002-CTLFireability-11 3927337 m, 398730 m/sec, 26434827 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/252 24/32 ResAllocation-PT-R020C002-CTLFireability-11 5625793 m, 339691 m/sec, 37404108 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/252 31/32 ResAllocation-PT-R020C002-CTLFireability-11 7208117 m, 316464 m/sec, 47911950 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 44 (type EXCL) for 41 ResAllocation-PT-R020C002-CTLFireability-11
lola: time limit : 270 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 0 1 0 2 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/270 9/32 ResAllocation-PT-R020C002-CTLFireability-11 2071171 m, 414234 m/sec, 11439324 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 0 1 0 2 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/270 18/32 ResAllocation-PT-R020C002-CTLFireability-11 4204168 m, 426599 m/sec, 23152375 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-11: DISJ 0 0 1 0 2 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 16/270 26/32 ResAllocation-PT-R020C002-CTLFireability-11 6034019 m, 365970 m/sec, 32948342 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 44 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-11
lola: result : true
lola: markings : 7385002
lola: fired transitions : 40455246
lola: time used : 19.000000
lola: memory pages used : 31
lola: LAUNCH task # 39 (type EXCL) for 38 ResAllocation-PT-R020C002-CTLFireability-10
lola: time limit : 291 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 2/291 4/32 ResAllocation-PT-R020C002-CTLFireability-10 899072 m, 179814 m/sec, 2881628 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 39 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-10
lola: result : true
lola: markings : 3274809
lola: fired transitions : 11072224
lola: time used : 5.000000
lola: memory pages used : 14
lola: LAUNCH task # 36 (type EXCL) for 35 ResAllocation-PT-R020C002-CTLFireability-09
lola: time limit : 317 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 2/317 3/32 ResAllocation-PT-R020C002-CTLFireability-09 512245 m, 102449 m/sec, 2524629 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 7/317 12/32 ResAllocation-PT-R020C002-CTLFireability-09 2835832 m, 464717 m/sec, 15382188 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 12/317 22/32 ResAllocation-PT-R020C002-CTLFireability-09 5091878 m, 451209 m/sec, 28133772 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 17/317 31/32 ResAllocation-PT-R020C002-CTLFireability-09 7275031 m, 436630 m/sec, 40612534 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: DISJ 0 3 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 21 ResAllocation-PT-R020C002-CTLFireability-07
lola: time limit : 346 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-07
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 21 ResAllocation-PT-R020C002-CTLFireability-07
lola: time limit : 433 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-07
lola: result : true
lola: markings : 492908
lola: fired transitions : 2453592
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 19 (type EXCL) for 18 ResAllocation-PT-R020C002-CTLFireability-06
lola: time limit : 495 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 4/495 6/32 ResAllocation-PT-R020C002-CTLFireability-06 1282426 m, 256485 m/sec, 8190578 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 9/495 13/32 ResAllocation-PT-R020C002-CTLFireability-06 3027431 m, 349001 m/sec, 19981859 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 14/495 19/32 ResAllocation-PT-R020C002-CTLFireability-06 4386979 m, 271909 m/sec, 29010740 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 19/495 24/32 ResAllocation-PT-R020C002-CTLFireability-06 5545027 m, 231609 m/sec, 37187196 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 24/495 29/32 ResAllocation-PT-R020C002-CTLFireability-06 6791566 m, 249307 m/sec, 46504008 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 ResAllocation-PT-R020C002-CTLFireability-05
lola: time limit : 573 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/573 9/32 ResAllocation-PT-R020C002-CTLFireability-05 2004173 m, 400834 m/sec, 11025818 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/573 17/32 ResAllocation-PT-R020C002-CTLFireability-05 4009210 m, 401007 m/sec, 22281331 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/573 26/32 ResAllocation-PT-R020C002-CTLFireability-05 6015219 m, 401201 m/sec, 32920765 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-08: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 ResAllocation-PT-R020C002-CTLFireability-02
lola: time limit : 683 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-02
lola: result : false
lola: markings : 76
lola: fired transitions : 334
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ResAllocation-PT-R020C002-CTLFireability-00
lola: time limit : 854 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-00
lola: result : false
lola: markings : 393
lola: fired transitions : 445
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 ResAllocation-PT-R020C002-CTLFireability-08
lola: time limit : 1139 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-08
lola: result : true
lola: markings : 75
lola: fired transitions : 75
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R020C002-CTLFireability-01
lola: time limit : 1709 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-01
lola: result : true
lola: markings : 66
lola: fired transitions : 66
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 ResAllocation-PT-R020C002-CTLFireability-04
lola: time limit : 3419 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-04
lola: result : false
lola: markings : 247
lola: fired transitions : 325
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-01: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-03: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-04: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL unknown AGGR
ResAllocation-PT-R020C002-CTLFireability-06: CTL unknown AGGR
ResAllocation-PT-R020C002-CTLFireability-07: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-09: CTL unknown AGGR
ResAllocation-PT-R020C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-12: CTL unknown AGGR
ResAllocation-PT-R020C002-CTLFireability-13: CTL unknown AGGR
ResAllocation-PT-R020C002-CTLFireability-14: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: CTL true CTL model checker


Time elapsed: 181 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R020C002"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R020C002, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r175-tajo-162089412100802"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R020C002.tgz
mv ResAllocation-PT-R020C002 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;