About the Execution of LoLA for Referendum-COL-1000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16242.840 | 1055237.00 | 1082838.00 | 805.40 | ?TFF???F?T??FF?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2021-input.r175-tajo-162089411600506.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is Referendum-COL-1000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r175-tajo-162089411600506
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 360K
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 102K May 10 09:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 10 09:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Mar 28 16:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Mar 28 16:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Mar 28 16:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 28 16:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Mar 27 10:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K Mar 27 10:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.1K Mar 25 13:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 22K Mar 25 13:57 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 08:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 08:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 5 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 41K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Referendum-COL-1000-CTLFireability-00
FORMULA_NAME Referendum-COL-1000-CTLFireability-01
FORMULA_NAME Referendum-COL-1000-CTLFireability-02
FORMULA_NAME Referendum-COL-1000-CTLFireability-03
FORMULA_NAME Referendum-COL-1000-CTLFireability-04
FORMULA_NAME Referendum-COL-1000-CTLFireability-05
FORMULA_NAME Referendum-COL-1000-CTLFireability-06
FORMULA_NAME Referendum-COL-1000-CTLFireability-07
FORMULA_NAME Referendum-COL-1000-CTLFireability-08
FORMULA_NAME Referendum-COL-1000-CTLFireability-09
FORMULA_NAME Referendum-COL-1000-CTLFireability-10
FORMULA_NAME Referendum-COL-1000-CTLFireability-11
FORMULA_NAME Referendum-COL-1000-CTLFireability-12
FORMULA_NAME Referendum-COL-1000-CTLFireability-13
FORMULA_NAME Referendum-COL-1000-CTLFireability-14
FORMULA_NAME Referendum-COL-1000-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1621090388747
starting LoLA
BK_INPUT Referendum-COL-1000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA Referendum-COL-1000-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-1000-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-1000-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-1000-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-1000-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-1000-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-1000-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1621091443984
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:202
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: LAUNCH INITIAL
lola: LAUNCH task # 5 (type SKEL/CNST) for 3 Referendum-COL-1000-CTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 8 (type SKEL/CNST) for 6 Referendum-COL-1000-CTLFireability-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 11 (type SKEL/CNST) for 9 Referendum-COL-1000-CTLFireability-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type SKEL/CNST) for 29 Referendum-COL-1000-CTLFireability-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 37 (type SKEL/CNST) for 35 Referendum-COL-1000-CTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 46 (type SKEL/CNST) for 44 Referendum-COL-1000-CTLFireability-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 49 (type SKEL/CNST) for 47 Referendum-COL-1000-CTLFireability-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 8 (type SKEL/CNST) for Referendum-COL-1000-CTLFireability-02
lola: result : false
lola: FINISHED task # 31 (type SKEL/CNST) for Referendum-COL-1000-CTLFireability-07
lola: result : false
lola: FINISHED task # 37 (type SKEL/CNST) for Referendum-COL-1000-CTLFireability-09
lola: result : true
lola: FINISHED task # 46 (type SKEL/CNST) for Referendum-COL-1000-CTLFireability-12
lola: result : false
lola: FINISHED task # 49 (type SKEL/CNST) for Referendum-COL-1000-CTLFireability-13
lola: result : false
lola: FINISHED task # 5 (type SKEL/CNST) for Referendum-COL-1000-CTLFireability-01
lola: result : true
lola: FINISHED task # 11 (type SKEL/CNST) for Referendum-COL-1000-CTLFireability-03
lola: result : false
lola: TR BINDINGS
lola: TR BINDINGS DONE
lola: Places: 3001, Transitions: 2001
lola: @ trans yes
lola: @ trans start
lola: @ trans no
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 6 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 11 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 16 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 21 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 26 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 31 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 36 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 41 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 46 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 51 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 56 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 66 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 81 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 91 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 96 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 336 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 396 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 401 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 406 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 411 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 416 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 421 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 426 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 431 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 696 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 701 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 706 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 711 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 716 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 721 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 731 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 736 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 741 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 746 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 751 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 756 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 761 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 766 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 771 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 786 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 791 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 831 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 836 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 841 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 846 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 851 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 856 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 861 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 866 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 871 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 876 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 881 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 886 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 891 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 896 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 901 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 906 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 911 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 916 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 921 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 926 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 931 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 936 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 941 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 946 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 951 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 956 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 961 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1021 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1026 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1031 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1036 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1041 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1046 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-1000-CTLFireability-01: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-02: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-03: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-07: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-09: INITIAL true skeleton: preprocessing
Referendum-COL-1000-CTLFireability-12: INITIAL false skeleton: preprocessing
Referendum-COL-1000-CTLFireability-13: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-1000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
Referendum-COL-1000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-10: LTL/CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-11: INITIAL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Referendum-COL-1000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1051 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 411 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Referendum-COL-1000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is Referendum-COL-1000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r175-tajo-162089411600506"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Referendum-COL-1000.tgz
mv Referendum-COL-1000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;