About the Execution of LoLA for PhaseVariation-PT-D05CS010
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
8763.672 | 621350.00 | 1236708.00 | 1228.70 | ??F?FTFTF?FFTFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r137-tall-162089122500666.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is PhaseVariation-PT-D05CS010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-162089122500666
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 21K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 135K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 38K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 155K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Mar 28 16:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 16:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.6K Mar 28 16:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K Mar 28 16:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.3K Mar 27 07:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 27 07:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.9K Mar 25 08:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 25 08:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 9 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 633K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-00
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-01
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-02
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-03
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-04
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-05
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-06
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-07
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-08
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-09
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-10
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-11
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-12
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-13
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-14
FORMULA_NAME PhaseVariation-PT-D05CS010-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620973043071
starting LoLA
BK_INPUT PhaseVariation-PT-D05CS010
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA PhaseVariation-PT-D05CS010-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D05CS010-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D05CS010-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D05CS010-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D05CS010-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D05CS010-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D05CS010-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D05CS010-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D05CS010-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D05CS010-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D05CS010-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D05CS010-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620973664421
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 52 transitions removed,2 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 13 (type EXCL) for 12 PhaseVariation-PT-D05CS010-CTLFireability-04
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 13 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-04
lola: result : false
lola: markings : 38
lola: fired transitions : 79
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 47 (type EXCL) for 46 PhaseVariation-PT-D05CS010-CTLFireability-14
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 47 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-14
lola: result : false
lola: markings : 25
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 44 (type EXCL) for 43 PhaseVariation-PT-D05CS010-CTLFireability-13
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type FNDP) for 30 PhaseVariation-PT-D05CS010-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 30 PhaseVariation-PT-D05CS010-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type SRCH) for 30 PhaseVariation-PT-D05CS010-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 55 (type SRCH) for PhaseVariation-PT-D05CS010-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 52 (type FNDP) for PhaseVariation-PT-D05CS010-CTLFireability-10
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 53 (type EQUN) for PhaseVariation-PT-D05CS010-CTLFireability-10 (obsolete)
sara: try reading problem file /home/mcc/execution/CTLFireability-53.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 4/257 2/32 PhaseVariation-PT-D05CS010-CTLFireability-13 324604 m, 64920 m/sec, 5013564 t fired, .
Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 9/257 3/32 PhaseVariation-PT-D05CS010-CTLFireability-13 646291 m, 64337 m/sec, 10586403 t fired, .
Time elapsed: 10 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 14/257 4/32 PhaseVariation-PT-D05CS010-CTLFireability-13 945118 m, 59765 m/sec, 16117736 t fired, .
Time elapsed: 15 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 19/257 6/32 PhaseVariation-PT-D05CS010-CTLFireability-13 1256928 m, 62362 m/sec, 21709100 t fired, .
Time elapsed: 20 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 24/257 7/32 PhaseVariation-PT-D05CS010-CTLFireability-13 1570380 m, 62690 m/sec, 27149156 t fired, .
Time elapsed: 25 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 29/257 8/32 PhaseVariation-PT-D05CS010-CTLFireability-13 1858220 m, 57568 m/sec, 32515147 t fired, .
Time elapsed: 30 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 34/257 9/32 PhaseVariation-PT-D05CS010-CTLFireability-13 2135801 m, 55516 m/sec, 37880494 t fired, .
Time elapsed: 35 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 39/257 11/32 PhaseVariation-PT-D05CS010-CTLFireability-13 2409361 m, 54712 m/sec, 43196817 t fired, .
Time elapsed: 40 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 44/257 12/32 PhaseVariation-PT-D05CS010-CTLFireability-13 2676737 m, 53475 m/sec, 48567576 t fired, .
Time elapsed: 45 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 49/257 13/32 PhaseVariation-PT-D05CS010-CTLFireability-13 2927960 m, 50244 m/sec, 53892983 t fired, .
Time elapsed: 50 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 54/257 14/32 PhaseVariation-PT-D05CS010-CTLFireability-13 3183392 m, 51086 m/sec, 59234488 t fired, .
Time elapsed: 55 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 59/257 15/32 PhaseVariation-PT-D05CS010-CTLFireability-13 3493083 m, 61938 m/sec, 64549104 t fired, .
Time elapsed: 60 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 64/257 16/32 PhaseVariation-PT-D05CS010-CTLFireability-13 3779246 m, 57232 m/sec, 69779065 t fired, .
Time elapsed: 65 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 69/257 18/32 PhaseVariation-PT-D05CS010-CTLFireability-13 4067766 m, 57704 m/sec, 75210726 t fired, .
Time elapsed: 70 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 74/257 19/32 PhaseVariation-PT-D05CS010-CTLFireability-13 4344384 m, 55323 m/sec, 80642437 t fired, .
Time elapsed: 75 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 79/257 20/32 PhaseVariation-PT-D05CS010-CTLFireability-13 4616810 m, 54485 m/sec, 86038642 t fired, .
Time elapsed: 80 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 84/257 21/32 PhaseVariation-PT-D05CS010-CTLFireability-13 4883949 m, 53427 m/sec, 91491058 t fired, .
Time elapsed: 85 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ 0 1 0 0 4 0 0 2
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 89/257 22/32 PhaseVariation-PT-D05CS010-CTLFireability-13 5127520 m, 48714 m/sec, 96757373 t fired, .
Time elapsed: 90 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 44 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-13
lola: result : false
lola: markings : 5183226
lola: fired transitions : 98169499
lola: time used : 91.000000
lola: memory pages used : 22
lola: LAUNCH task # 41 (type EXCL) for 40 PhaseVariation-PT-D05CS010-CTLFireability-12
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-12
lola: result : true
lola: markings : 36
lola: fired transitions : 124
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 PhaseVariation-PT-D05CS010-CTLFireability-11
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-11
lola: result : false
lola: markings : 26
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 30 PhaseVariation-PT-D05CS010-CTLFireability-10
lola: time limit : 318 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-10
lola: result : false
lola: markings : 26
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 PhaseVariation-PT-D05CS010-CTLFireability-08
lola: time limit : 350 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-08
lola: result : false
lola: markings : 28
lola: fired transitions : 94
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 PhaseVariation-PT-D05CS010-CTLFireability-06
lola: time limit : 389 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-06
lola: result : false
lola: markings : 26
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 PhaseVariation-PT-D05CS010-CTLFireability-03
lola: time limit : 438 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 3/438 2/32 PhaseVariation-PT-D05CS010-CTLFireability-03 276546 m, 55309 m/sec, 4196346 t fired, .
Time elapsed: 95 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 8/438 3/32 PhaseVariation-PT-D05CS010-CTLFireability-03 600267 m, 64744 m/sec, 9825450 t fired, .
Time elapsed: 100 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 13/438 4/32 PhaseVariation-PT-D05CS010-CTLFireability-03 907693 m, 61485 m/sec, 15418559 t fired, .
Time elapsed: 105 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 18/438 6/32 PhaseVariation-PT-D05CS010-CTLFireability-03 1219912 m, 62443 m/sec, 21026941 t fired, .
Time elapsed: 110 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 23/438 7/32 PhaseVariation-PT-D05CS010-CTLFireability-03 1534437 m, 62905 m/sec, 26551040 t fired, .
Time elapsed: 115 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 28/438 8/32 PhaseVariation-PT-D05CS010-CTLFireability-03 1828852 m, 58883 m/sec, 31981917 t fired, .
Time elapsed: 120 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 33/438 9/32 PhaseVariation-PT-D05CS010-CTLFireability-03 2114567 m, 57143 m/sec, 37451941 t fired, .
Time elapsed: 125 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 38/438 11/32 PhaseVariation-PT-D05CS010-CTLFireability-03 2392732 m, 55633 m/sec, 42843915 t fired, .
Time elapsed: 130 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 43/438 12/32 PhaseVariation-PT-D05CS010-CTLFireability-03 2662758 m, 54005 m/sec, 48260594 t fired, .
Time elapsed: 135 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 48/438 13/32 PhaseVariation-PT-D05CS010-CTLFireability-03 2917513 m, 50951 m/sec, 53645394 t fired, .
Time elapsed: 140 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 53/438 14/32 PhaseVariation-PT-D05CS010-CTLFireability-03 3175216 m, 51540 m/sec, 59098694 t fired, .
Time elapsed: 145 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 58/438 15/32 PhaseVariation-PT-D05CS010-CTLFireability-03 3488387 m, 62634 m/sec, 64453492 t fired, .
Time elapsed: 150 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 63/438 16/32 PhaseVariation-PT-D05CS010-CTLFireability-03 3776735 m, 57669 m/sec, 69730363 t fired, .
Time elapsed: 155 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 68/438 18/32 PhaseVariation-PT-D05CS010-CTLFireability-03 4067371 m, 58127 m/sec, 75201910 t fired, .
Time elapsed: 160 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 73/438 19/32 PhaseVariation-PT-D05CS010-CTLFireability-03 4345443 m, 55614 m/sec, 80662177 t fired, .
Time elapsed: 165 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 78/438 20/32 PhaseVariation-PT-D05CS010-CTLFireability-03 4618999 m, 54711 m/sec, 86078609 t fired, .
Time elapsed: 170 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 83/438 21/32 PhaseVariation-PT-D05CS010-CTLFireability-03 4885879 m, 53376 m/sec, 91532909 t fired, .
Time elapsed: 175 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 88/438 22/32 PhaseVariation-PT-D05CS010-CTLFireability-03 5131781 m, 49180 m/sec, 96857310 t fired, .
Time elapsed: 180 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 93/438 23/32 PhaseVariation-PT-D05CS010-CTLFireability-03 5418591 m, 57362 m/sec, 102079810 t fired, .
Time elapsed: 185 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 98/438 24/32 PhaseVariation-PT-D05CS010-CTLFireability-03 5685668 m, 53415 m/sec, 107128446 t fired, .
Time elapsed: 190 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 103/438 26/32 PhaseVariation-PT-D05CS010-CTLFireability-03 5956841 m, 54234 m/sec, 112177415 t fired, .
Time elapsed: 195 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 108/438 27/32 PhaseVariation-PT-D05CS010-CTLFireability-03 6223201 m, 53272 m/sec, 117202124 t fired, .
Time elapsed: 200 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 113/438 28/32 PhaseVariation-PT-D05CS010-CTLFireability-03 6472010 m, 49761 m/sec, 122205625 t fired, .
Time elapsed: 205 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 118/438 29/32 PhaseVariation-PT-D05CS010-CTLFireability-03 6726185 m, 50835 m/sec, 127312385 t fired, .
Time elapsed: 210 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 123/438 30/32 PhaseVariation-PT-D05CS010-CTLFireability-03 6991978 m, 53158 m/sec, 132501148 t fired, .
Time elapsed: 215 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 128/438 31/32 PhaseVariation-PT-D05CS010-CTLFireability-03 7247229 m, 51050 m/sec, 137720123 t fired, .
Time elapsed: 220 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 133/438 32/32 PhaseVariation-PT-D05CS010-CTLFireability-03 7478152 m, 46184 m/sec, 142928777 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 PhaseVariation-PT-D05CS010-CTLFireability-02
lola: time limit : 481 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-02
lola: result : false
lola: markings : 469
lola: fired transitions : 1226
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 PhaseVariation-PT-D05CS010-CTLFireability-01
lola: time limit : 561 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/561 3/32 PhaseVariation-PT-D05CS010-CTLFireability-01 486022 m, 97204 m/sec, 5419492 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/561 4/32 PhaseVariation-PT-D05CS010-CTLFireability-01 939876 m, 90770 m/sec, 10805210 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/561 6/32 PhaseVariation-PT-D05CS010-CTLFireability-01 1370190 m, 86062 m/sec, 16024638 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/561 8/32 PhaseVariation-PT-D05CS010-CTLFireability-01 1773253 m, 80612 m/sec, 21177269 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/561 10/32 PhaseVariation-PT-D05CS010-CTLFireability-01 2169419 m, 79233 m/sec, 26424190 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/561 11/32 PhaseVariation-PT-D05CS010-CTLFireability-01 2602555 m, 86627 m/sec, 31568923 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/561 13/32 PhaseVariation-PT-D05CS010-CTLFireability-01 3018901 m, 83269 m/sec, 36809147 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/561 15/32 PhaseVariation-PT-D05CS010-CTLFireability-01 3408167 m, 77853 m/sec, 41996447 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/561 17/32 PhaseVariation-PT-D05CS010-CTLFireability-01 3812557 m, 80878 m/sec, 46963512 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/561 18/32 PhaseVariation-PT-D05CS010-CTLFireability-01 4205403 m, 78569 m/sec, 51805513 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/561 20/32 PhaseVariation-PT-D05CS010-CTLFireability-01 4583460 m, 75611 m/sec, 56719924 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/561 21/32 PhaseVariation-PT-D05CS010-CTLFireability-01 4959881 m, 75284 m/sec, 61729585 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/561 23/32 PhaseVariation-PT-D05CS010-CTLFireability-01 5332449 m, 74513 m/sec, 66715217 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/561 24/32 PhaseVariation-PT-D05CS010-CTLFireability-01 5695210 m, 72552 m/sec, 71645016 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/561 26/32 PhaseVariation-PT-D05CS010-CTLFireability-01 6049277 m, 70813 m/sec, 76709547 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/561 28/32 PhaseVariation-PT-D05CS010-CTLFireability-01 6446639 m, 79472 m/sec, 81860101 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/561 29/32 PhaseVariation-PT-D05CS010-CTLFireability-01 6890193 m, 88710 m/sec, 87109251 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/561 31/32 PhaseVariation-PT-D05CS010-CTLFireability-01 7301603 m, 82282 m/sec, 92318881 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 PhaseVariation-PT-D05CS010-CTLFireability-00
lola: time limit : 655 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/655 3/32 PhaseVariation-PT-D05CS010-CTLFireability-00 528139 m, 105627 m/sec, 5386132 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/655 5/32 PhaseVariation-PT-D05CS010-CTLFireability-00 1014525 m, 97277 m/sec, 10674224 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/655 7/32 PhaseVariation-PT-D05CS010-CTLFireability-00 1468062 m, 90707 m/sec, 15754319 t fired, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/655 8/32 PhaseVariation-PT-D05CS010-CTLFireability-00 1884970 m, 83381 m/sec, 20849975 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/655 10/32 PhaseVariation-PT-D05CS010-CTLFireability-00 2355053 m, 94016 m/sec, 25973234 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/655 12/32 PhaseVariation-PT-D05CS010-CTLFireability-00 2850752 m, 99139 m/sec, 31072548 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/655 14/32 PhaseVariation-PT-D05CS010-CTLFireability-00 3323175 m, 94484 m/sec, 36253952 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/655 16/32 PhaseVariation-PT-D05CS010-CTLFireability-00 3783717 m, 92108 m/sec, 41219254 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/655 18/32 PhaseVariation-PT-D05CS010-CTLFireability-00 4243253 m, 91907 m/sec, 46013586 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/655 20/32 PhaseVariation-PT-D05CS010-CTLFireability-00 4681668 m, 87683 m/sec, 50898039 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/655 22/32 PhaseVariation-PT-D05CS010-CTLFireability-00 5106690 m, 85004 m/sec, 55857390 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/655 24/32 PhaseVariation-PT-D05CS010-CTLFireability-00 5552129 m, 89087 m/sec, 60856993 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/655 26/32 PhaseVariation-PT-D05CS010-CTLFireability-00 5963939 m, 82362 m/sec, 65802078 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/655 27/32 PhaseVariation-PT-D05CS010-CTLFireability-00 6382211 m, 83654 m/sec, 70836230 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/655 29/32 PhaseVariation-PT-D05CS010-CTLFireability-00 6788105 m, 81178 m/sec, 76068931 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/655 30/32 PhaseVariation-PT-D05CS010-CTLFireability-00 6912884 m, 24955 m/sec, 81123608 t fired, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/655 30/32 PhaseVariation-PT-D05CS010-CTLFireability-00 6978601 m, 13143 m/sec, 86308098 t fired, .
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/655 30/32 PhaseVariation-PT-D05CS010-CTLFireability-00 7035433 m, 11366 m/sec, 91432051 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/655 30/32 PhaseVariation-PT-D05CS010-CTLFireability-00 7102581 m, 13429 m/sec, 95285577 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/655 31/32 PhaseVariation-PT-D05CS010-CTLFireability-00 7165623 m, 12608 m/sec, 99065529 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/655 31/32 PhaseVariation-PT-D05CS010-CTLFireability-00 7225909 m, 12057 m/sec, 102901594 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/655 31/32 PhaseVariation-PT-D05CS010-CTLFireability-00 7265672 m, 7952 m/sec, 106679473 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/655 31/32 PhaseVariation-PT-D05CS010-CTLFireability-00 7303466 m, 7558 m/sec, 110348399 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/655 32/32 PhaseVariation-PT-D05CS010-CTLFireability-00 7377918 m, 14890 m/sec, 114153441 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/655 32/32 PhaseVariation-PT-D05CS010-CTLFireability-00 7445853 m, 13587 m/sec, 118015323 t fired, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/655 32/32 PhaseVariation-PT-D05CS010-CTLFireability-00 7509652 m, 12759 m/sec, 121800600 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/655 32/32 PhaseVariation-PT-D05CS010-CTLFireability-00 7563118 m, 10693 m/sec, 125549074 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 140/655 32/32 PhaseVariation-PT-D05CS010-CTLFireability-00 7607756 m, 8927 m/sec, 129373788 t fired, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 PhaseVariation-PT-D05CS010-CTLFireability-15
lola: time limit : 782 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-15
lola: result : false
lola: markings : 31
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 PhaseVariation-PT-D05CS010-CTLFireability-09
lola: time limit : 1043 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/1043 2/32 PhaseVariation-PT-D05CS010-CTLFireability-09 336942 m, 67388 m/sec, 5580015 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/1043 3/32 PhaseVariation-PT-D05CS010-CTLFireability-09 639719 m, 60555 m/sec, 11123901 t fired, .
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/1043 4/32 PhaseVariation-PT-D05CS010-CTLFireability-09 923315 m, 56719 m/sec, 16621331 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/1043 6/32 PhaseVariation-PT-D05CS010-CTLFireability-09 1215537 m, 58444 m/sec, 22166638 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/1043 7/32 PhaseVariation-PT-D05CS010-CTLFireability-09 1512028 m, 59298 m/sec, 27616777 t fired, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/1043 8/32 PhaseVariation-PT-D05CS010-CTLFireability-09 1779967 m, 53587 m/sec, 32935650 t fired, .
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/1043 9/32 PhaseVariation-PT-D05CS010-CTLFireability-09 2056576 m, 55321 m/sec, 38302070 t fired, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/1043 10/32 PhaseVariation-PT-D05CS010-CTLFireability-09 2313836 m, 51452 m/sec, 43678492 t fired, .
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/1043 11/32 PhaseVariation-PT-D05CS010-CTLFireability-09 2569275 m, 51087 m/sec, 48959114 t fired, .
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/1043 12/32 PhaseVariation-PT-D05CS010-CTLFireability-09 2819781 m, 50101 m/sec, 54311636 t fired, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 55/1043 13/32 PhaseVariation-PT-D05CS010-CTLFireability-09 3050266 m, 46097 m/sec, 59708211 t fired, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 60/1043 15/32 PhaseVariation-PT-D05CS010-CTLFireability-09 3326996 m, 55346 m/sec, 65002184 t fired, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 65/1043 16/32 PhaseVariation-PT-D05CS010-CTLFireability-09 3608015 m, 56203 m/sec, 70229038 t fired, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 70/1043 17/32 PhaseVariation-PT-D05CS010-CTLFireability-09 3869900 m, 52377 m/sec, 75406691 t fired, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 75/1043 18/32 PhaseVariation-PT-D05CS010-CTLFireability-09 4145034 m, 55026 m/sec, 80812492 t fired, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 80/1043 19/32 PhaseVariation-PT-D05CS010-CTLFireability-09 4402923 m, 51577 m/sec, 86165388 t fired, .
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 85/1043 20/32 PhaseVariation-PT-D05CS010-CTLFireability-09 4655574 m, 50530 m/sec, 91478112 t fired, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 90/1043 21/32 PhaseVariation-PT-D05CS010-CTLFireability-09 4902119 m, 49309 m/sec, 96801895 t fired, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 95/1043 22/32 PhaseVariation-PT-D05CS010-CTLFireability-09 5133399 m, 46256 m/sec, 102024009 t fired, .
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 100/1043 23/32 PhaseVariation-PT-D05CS010-CTLFireability-09 5402801 m, 53880 m/sec, 107207453 t fired, .
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 105/1043 24/32 PhaseVariation-PT-D05CS010-CTLFireability-09 5648843 m, 49208 m/sec, 112157111 t fired, .
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 110/1043 25/32 PhaseVariation-PT-D05CS010-CTLFireability-09 5910398 m, 52311 m/sec, 117134015 t fired, .
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 115/1043 26/32 PhaseVariation-PT-D05CS010-CTLFireability-09 6152746 m, 48469 m/sec, 122026632 t fired, .
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 120/1043 27/32 PhaseVariation-PT-D05CS010-CTLFireability-09 6392977 m, 48046 m/sec, 126897681 t fired, .
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 125/1043 28/32 PhaseVariation-PT-D05CS010-CTLFireability-09 6603761 m, 42156 m/sec, 131745928 t fired, .
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 130/1043 29/32 PhaseVariation-PT-D05CS010-CTLFireability-09 6862775 m, 51802 m/sec, 136852785 t fired, .
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 135/1043 30/32 PhaseVariation-PT-D05CS010-CTLFireability-09 7106968 m, 48838 m/sec, 142015766 t fired, .
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 140/1043 31/32 PhaseVariation-PT-D05CS010-CTLFireability-09 7339711 m, 46548 m/sec, 147130363 t fired, .
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 145/1043 32/32 PhaseVariation-PT-D05CS010-CTLFireability-09 7562260 m, 44509 m/sec, 152196102 t fired, .
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 PhaseVariation-PT-D05CS010-CTLFireability-07
lola: time limit : 1490 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-07
lola: result : true
lola: markings : 39402
lola: fired transitions : 527237
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 PhaseVariation-PT-D05CS010-CTLFireability-05
lola: time limit : 2979 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for PhaseVariation-PT-D05CS010-CTLFireability-05
lola: result : true
lola: markings : 1476
lola: fired transitions : 14218
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D05CS010-CTLFireability-00: CTL unknown AGGR
PhaseVariation-PT-D05CS010-CTLFireability-01: CTL unknown AGGR
PhaseVariation-PT-D05CS010-CTLFireability-02: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-03: CTL unknown AGGR
PhaseVariation-PT-D05CS010-CTLFireability-04: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-05: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-06: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-07: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-08: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-09: CTL unknown AGGR
PhaseVariation-PT-D05CS010-CTLFireability-10: CONJ false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-11: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-12: CTL true CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-13: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-14: CTL false CTL model checker
PhaseVariation-PT-D05CS010-CTLFireability-15: CTL false CTL model checker
Time elapsed: 621 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D05CS010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is PhaseVariation-PT-D05CS010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-162089122500666"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D05CS010.tgz
mv PhaseVariation-PT-D05CS010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;