About the Execution of LoLA for PermAdmissibility-COL-05
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
78.035 | 887.00 | 1640.00 | 0.00 | 5 10 5 5 5 10 10 5 5 5 5 5 10 10 5 5 | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r137-tall-162089122200475.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is PermAdmissibility-COL-05, examination is UpperBounds
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-162089122200475
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 388K
-rw-r--r-- 1 mcc users 12K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 105K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 78K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 16:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Mar 28 16:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Mar 28 16:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.1K Mar 27 06:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 14K Mar 27 06:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Mar 25 08:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 25 08:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 54K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of positive values
NUM_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-00
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-01
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-02
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-03
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-04
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-05
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-06
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-07
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-08
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-09
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-10
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-11
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-12
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-13
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-14
FORMULA_NAME PermAdmissibility-COL-05-UpperBounds-15
=== Now, execution of the tool begins
BK_START 1620950004027
starting LoLA
BK_INPUT PermAdmissibility-COL-05
BK_EXAMINATION: UpperBounds
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
Upper Bounds
FORMULA PermAdmissibility-COL-05-UpperBounds-11 5 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-01 10 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-12 10 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-00 5 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-14 5 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-09 5 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-07 5 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-13 10 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-02 5 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-04 5 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-08 5 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-05 10 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-06 10 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-15 5 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-10 5 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-05-UpperBounds-03 5 TECHNIQUES SEQUENTIAL_PROCESSING TOPOLOGICAL EXPLICIT STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620950004914
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/UpperBounds.xml
lola: TR BINDINGS
lola: TR BINDINGS DONE
lola: Places: 208, Transitions: 1024
lola: @ trans switch9
lola: @ trans switch3
lola: @ trans switch4
lola: @ trans display4
lola: @ trans display3
lola: @ trans switch7
lola: @ trans switch8
lola: @ trans switch11
lola: @ trans switch10
lola: @ trans switch2
lola: @ trans switch1
lola: @ trans switch5
lola: @ trans switch12
lola: @ trans display2
lola: @ trans display1
lola: @ trans switch6
lola: Rule S: 432 transitions removed,40 places removed
lola: LAUNCH task # 54 (type EXCL) for 0 PermAdmissibility-COL-05-UpperBounds-00
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type FNDP) for 3 PermAdmissibility-COL-05-UpperBounds-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type EQUN) for 3 PermAdmissibility-COL-05-UpperBounds-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type FNDP) for 33 PermAdmissibility-COL-05-UpperBounds-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: REPORT NUM
lola: FINISHED task # 57 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-11
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 0.000000
sara: try reading problem file /home/mcc/execution/UpperBounds-55.sara.
lola: LAUNCH task # 64 (type FNDP) for 36 PermAdmissibility-COL-05-UpperBounds-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: place or transition ordering is non-deterministic
lola: REPORT NUM
lola: FINISHED task # 48 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-01
lola: fired transitions : 14
lola: tried executions : 1
lola: time used : 0.000000
lola: REPORT NUM
lola: CANCELED task # 55 (type EQUN) for PermAdmissibility-COL-05-UpperBounds-01 (obsolete)
lola: Structural Bound: 5
lola: REPORT NUM
lola: LAUNCH task # 49 (type FNDP) for 42 PermAdmissibility-COL-05-UpperBounds-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type EQUN) for 42 PermAdmissibility-COL-05-UpperBounds-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 64 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-12
lola: tried executions : 1
lola: time used : 0.000000
sara: try reading problem file /home/mcc/execution/UpperBounds-67.sara.
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 69 (type FNDP) for 6 PermAdmissibility-COL-05-UpperBounds-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: REPORT NUM
lola: FINISHED task # 54 (type EXCL) for PermAdmissibility-COL-05-UpperBounds-00
lola: markings : 36
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 21 PermAdmissibility-COL-05-UpperBounds-07
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: REPORT NUM
lola: FINISHED task # 55 (type EQUN) for PermAdmissibility-COL-05-UpperBounds-01
lola: time used : 0.000000
lola: FINISHED task # 67 (type EQUN) for PermAdmissibility-COL-05-UpperBounds-14
lola: time used : 0.000000
lola: CANCELED task # 49 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-14 (obsolete)
lola: LAUNCH task # 81 (type FNDP) for 27 PermAdmissibility-COL-05-UpperBounds-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 27 PermAdmissibility-COL-05-UpperBounds-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: REPORT NUM
lola: FINISHED task # 81 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-09
lola: tried executions : 1
lola: time used : 0.000000
lola: CANCELED task # 82 (type EQUN) for PermAdmissibility-COL-05-UpperBounds-09 (obsolete)
lola: LAUNCH task # 90 (type FNDP) for 39 PermAdmissibility-COL-05-UpperBounds-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 91 (type EQUN) for 39 PermAdmissibility-COL-05-UpperBounds-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/UpperBounds-82.sara.
sara: error: :5: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: Structural Bound: 5
lola: REPORT NUM
lola: FINISHED task # 63 (type EXCL) for PermAdmissibility-COL-05-UpperBounds-07
lola: markings : 41
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: REPORT NUM
lola: LAUNCH task # 61 (type EXCL) for 12 PermAdmissibility-COL-05-UpperBounds-04
lola: time limit : 400 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/UpperBounds-91.sara.
sara: error: :7: error: syntax error, unexpected $end, expecting KEY_TRANSITIONlola:
FINISHED task # 90 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-13
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this errorlola:
sara: last error message: No such file or directory
tried executions : 1
lola: time used : 0.000000
lola: CANCELED task # 91 (type EQUN) for PermAdmissibility-COL-05-UpperBounds-13 (obsolete)
lola: LAUNCH task # 86 (type FNDP) for 15 PermAdmissibility-COL-05-UpperBounds-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: REPORT NUM
lola: LAUNCH task # 88 (type EQUN) for 15 PermAdmissibility-COL-05-UpperBounds-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: REPORT NUM
lola: FINISHED task # 69 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-02
lola: fired transitions : 64
lola: tried executions : 1
lola: time used : 0.000000
lola: FINISHED task # 49 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-14
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 0.000000
lola: Structural Bound: 5
lola: REPORT NUM
lola: LAUNCH task # 83 (type FNDP) for 18 PermAdmissibility-COL-05-UpperBounds-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 61 (type EXCL) for PermAdmissibility-COL-05-UpperBounds-04
lola: markings : 41
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 82 (type EQUN) for PermAdmissibility-COL-05-UpperBounds-09
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 75 (type EXCL) for 24 PermAdmissibility-COL-05-UpperBounds-08
lola: time limit : 600 sec
lola: memory limit: 32 pages
lola: FINISHED task # 91 (type EQUN) for PermAdmissibility-COL-05-UpperBounds-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/UpperBounds-88.sara.
sara: place or transition ordering is non-deterministic
lola: Structural Bound: 5
lola: REPORT NUM
lola: FINISHED task # 75 (type EXCL) for PermAdmissibility-COL-05-UpperBounds-08
lola:
markings : 31
lola: fired transitions : 30
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 79 (type EXCL) for 45 PermAdmissibility-COL-05-UpperBounds-15
lola: time limit : 720 sec
lola: memory limit: 32 pages
lola: REPORT NUM
lola: FINISHED task # 86 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-05
lola: fired transitions : 29
lola: tried executions : 1
lola: time used : 0.000000
lola: CANCELED task # 88 (type EQUN) for PermAdmissibility-COL-05-UpperBounds-05 (obsolete)
lola: LAUNCH task # 73 (type FNDP) for 30 PermAdmissibility-COL-05-UpperBounds-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type EQUN) for 30 PermAdmissibility-COL-05-UpperBounds-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: REPORT NUM
lola: FINISHED task # 88 (type EQUN) for PermAdmissibility-COL-05-UpperBounds-05
lola: time used : 0.000000
sara: try reading problem file /home/mcc/execution/UpperBounds-76.sara.
lola: REPORT NUM
lola: FINISHED task # 83 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-06
lola: fired transitions : 49
lola: tried executions : 1
lola: time used : 0.000000
lola: LAUNCH task # 77 (type FNDP) for 45 PermAdmissibility-COL-05-UpperBounds-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 5
lola: REPORT NUM
lola: FINISHED task # 79 (type EXCL) for PermAdmissibility-COL-05-UpperBounds-15
lola: markings : 71
lola: fired transitions : 70
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 77 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-15 (obsolete)
lola: LAUNCH task # 80 (type EXCL) for 30 PermAdmissibility-COL-05-UpperBounds-10
lola: time limit : 1800 sec
lola: memory limit: 32 pages
sara: place or transition ordering is non-deterministic
lola: REPORT NUM
lola: FINISHED task # 73 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-10
lola: fired transitions : 64
lola: tried executions : 1
lola: time used : 0.000000
lola: CANCELED task # 76 (type EQUN) for PermAdmissibility-COL-05-UpperBounds-10 (obsolete)
lola: CANCELED task # 80 (type EXCL) for PermAdmissibility-COL-05-UpperBounds-10 (obsolete)
lola: Structural Bound: 5
lola: REPORT NUM
lola: FINISHED task # 77 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-15
lola: fired transitions : 69
lola: tried executions : 1
lola: time used : 0.000000
lola: LAUNCH task # 95 (type EXCL) for 9 PermAdmissibility-COL-05-UpperBounds-03
lola: time limit : 3600 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 93 (type FNDP) for 9 PermAdmissibility-COL-05-UpperBounds-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type EQUN) for 9 PermAdmissibility-COL-05-UpperBounds-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Structural Bound: 5
lola: REPORT NUM
lola: FINISHED task # 95 (type EXCL) for PermAdmissibility-COL-05-UpperBounds-03
lola: REPORT NUM
lola: REPORT NUM
lola: markings : 76
lola: fired transitions : 75
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 93 (type FNDP) for PermAdmissibility-COL-05-UpperBounds-03
lola: fired transitions : 74
lola: tried executions : 1
lola: time used : 0.000000
lola: FINISHED task # 76 (type EQUN) for PermAdmissibility-COL-05-UpperBounds-10
lola: time used : 0.000000
lola: CANCELED task # 94 (type EQUN) for PermAdmissibility-COL-05-UpperBounds-03 (obsolete)
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PermAdmissibility-COL-05-UpperBounds-00: BOUND 5 state space
PermAdmissibility-COL-05-UpperBounds-01: BOUND 10 findpath
PermAdmissibility-COL-05-UpperBounds-02: BOUND 5 findpath
PermAdmissibility-COL-05-UpperBounds-03: BOUND 5 findpath
PermAdmissibility-COL-05-UpperBounds-04: BOUND 5 state space
PermAdmissibility-COL-05-UpperBounds-05: BOUND 10 findpath
PermAdmissibility-COL-05-UpperBounds-06: BOUND 10 findpath
PermAdmissibility-COL-05-UpperBounds-07: BOUND 5 state space
PermAdmissibility-COL-05-UpperBounds-08: BOUND 5 state space
PermAdmissibility-COL-05-UpperBounds-09: BOUND 5 findpath
PermAdmissibility-COL-05-UpperBounds-10: BOUND 5 findpath
PermAdmissibility-COL-05-UpperBounds-11: BOUND 5 findpath
PermAdmissibility-COL-05-UpperBounds-12: BOUND 10 findpath
PermAdmissibility-COL-05-UpperBounds-13: BOUND 10 findpath
PermAdmissibility-COL-05-UpperBounds-14: BOUND 5 state equation
PermAdmissibility-COL-05-UpperBounds-15: BOUND 5 state space
Time elapsed: 0 secs. Pages in use: 1
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-COL-05"
export BK_EXAMINATION="UpperBounds"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is PermAdmissibility-COL-05, examination is UpperBounds"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-162089122200475"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-COL-05.tgz
mv PermAdmissibility-COL-05 execution
cd execution
if [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "UpperBounds" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] || [ "UpperBounds" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "UpperBounds" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "UpperBounds" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "UpperBounds.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property UpperBounds.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "UpperBounds.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] ; then
echo "FORMULA_NAME UpperBounds"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;