fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r137-tall-162089122000362
Last Updated
Jun 28, 2021

About the Execution of LoLA for ParamProductionCell-PT-0

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1442.468 155978.00 158540.00 355.00 TFFTTTFFTFTTTFTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r137-tall-162089122000362.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is ParamProductionCell-PT-0, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-162089122000362
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 78K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Mar 28 16:23 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Mar 28 16:23 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 28 16:23 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 28 16:23 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 27 06:34 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K Mar 27 06:34 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.5K Mar 25 07:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 25 07:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 2 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 149K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-00
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-01
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-02
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-03
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-04
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-05
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-06
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-07
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-08
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-09
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-10
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-11
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-12
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-13
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-14
FORMULA_NAME ParamProductionCell-PT-0-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620943123134

starting LoLA
BK_INPUT ParamProductionCell-PT-0
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA ParamProductionCell-PT-0-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ParamProductionCell-PT-0-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620943279112

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:463
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 10 (type EXCL) for 9 ParamProductionCell-PT-0-CTLFireability-03
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/211 6/32 ParamProductionCell-PT-0-CTLFireability-03 1289219 m, 257843 m/sec, 4973791 t fired, .

Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/211 9/32 ParamProductionCell-PT-0-CTLFireability-03 1854317 m, 113019 m/sec, 9198185 t fired, .

Time elapsed: 10 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/211 10/32 ParamProductionCell-PT-0-CTLFireability-03 2140318 m, 57200 m/sec, 13150883 t fired, .

Time elapsed: 15 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/211 11/32 ParamProductionCell-PT-0-CTLFireability-03 2335378 m, 39012 m/sec, 17164882 t fired, .

Time elapsed: 20 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/211 11/32 ParamProductionCell-PT-0-CTLFireability-03 2482161 m, 29356 m/sec, 21304750 t fired, .

Time elapsed: 25 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/211 12/32 ParamProductionCell-PT-0-CTLFireability-03 2652304 m, 34028 m/sec, 25746520 t fired, .

Time elapsed: 30 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
ParamProductionCell-PT-0-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/211 13/32 ParamProductionCell-PT-0-CTLFireability-03 2776921 m, 24923 m/sec, 29836692 t fired, .

Time elapsed: 35 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 10 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-03
lola: result : true
lola: markings : 2776936
lola: fired transitions : 30243363
lola: time used : 36.000000
lola: memory pages used : 13
lola: LAUNCH task # 47 (type EXCL) for 46 ParamProductionCell-PT-0-CTLFireability-14
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-14
lola: result : true
lola: markings : 59938
lola: fired transitions : 198168
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 39 ParamProductionCell-PT-0-CTLFireability-13
lola: time limit : 237 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 1 1 0 2 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 4/237 4/32 ParamProductionCell-PT-0-CTLFireability-13 857372 m, 171474 m/sec, 4016249 t fired, .

Time elapsed: 40 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 1 1 0 2 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 9/237 7/32 ParamProductionCell-PT-0-CTLFireability-13 1446165 m, 117758 m/sec, 8742610 t fired, .

Time elapsed: 45 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 1 1 0 2 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 14/237 9/32 ParamProductionCell-PT-0-CTLFireability-13 1953122 m, 101391 m/sec, 13565590 t fired, .

Time elapsed: 50 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 1 1 0 2 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 19/237 11/32 ParamProductionCell-PT-0-CTLFireability-13 2446186 m, 98612 m/sec, 18697506 t fired, .

Time elapsed: 55 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 1 1 0 2 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 24/237 13/32 ParamProductionCell-PT-0-CTLFireability-13 2776936 m, 66150 m/sec, 23460977 t fired, .

Time elapsed: 60 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 44 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-13
lola: result : true
lola: markings : 2776936
lola: fired transitions : 23615810
lola: time used : 24.000000
lola: memory pages used : 13
lola: LAUNCH task # 42 (type EXCL) for 39 ParamProductionCell-PT-0-CTLFireability-13
lola: time limit : 252 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 0 1 0 3 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/252 5/32 ParamProductionCell-PT-0-CTLFireability-13 1089753 m, 217950 m/sec, 4047318 t fired, .

Time elapsed: 65 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 0 1 0 3 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/252 10/32 ParamProductionCell-PT-0-CTLFireability-13 2056436 m, 193336 m/sec, 8477771 t fired, .

Time elapsed: 70 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-13: CONJ 0 0 1 0 3 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/252 13/32 ParamProductionCell-PT-0-CTLFireability-13 2776925 m, 144097 m/sec, 12922536 t fired, .

Time elapsed: 75 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 42 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-13
lola: result : false
lola: markings : 2776936
lola: fired transitions : 13152133
lola: time used : 16.000000
lola: memory pages used : 13
lola: LAUNCH task # 37 (type EXCL) for 36 ParamProductionCell-PT-0-CTLFireability-12
lola: time limit : 271 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-12
lola: result : true
lola: markings : 64610
lola: fired transitions : 138254
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 ParamProductionCell-PT-0-CTLFireability-11
lola: time limit : 293 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-11
lola: result : true
lola: markings : 126135
lola: fired transitions : 456901
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 ParamProductionCell-PT-0-CTLFireability-10
lola: time limit : 320 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-10
lola: result : true
lola: markings : 15196
lola: fired transitions : 27320
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 ParamProductionCell-PT-0-CTLFireability-09
lola: time limit : 352 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-09
lola: result : false
lola: markings : 2444
lola: fired transitions : 7740
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 ParamProductionCell-PT-0-CTLFireability-07
lola: time limit : 391 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 4/391 4/32 ParamProductionCell-PT-0-CTLFireability-07 862288 m, 172457 m/sec, 4356264 t fired, .

Time elapsed: 80 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 9/391 8/32 ParamProductionCell-PT-0-CTLFireability-07 1658285 m, 159199 m/sec, 9369008 t fired, .

Time elapsed: 85 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 14/391 9/32 ParamProductionCell-PT-0-CTLFireability-07 1916444 m, 51631 m/sec, 14057457 t fired, .

Time elapsed: 90 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 19/391 10/32 ParamProductionCell-PT-0-CTLFireability-07 2100982 m, 36907 m/sec, 18727347 t fired, .

Time elapsed: 95 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 24/391 11/32 ParamProductionCell-PT-0-CTLFireability-07 2315100 m, 42823 m/sec, 23653325 t fired, .

Time elapsed: 100 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 29/391 12/32 ParamProductionCell-PT-0-CTLFireability-07 2606002 m, 58180 m/sec, 28856223 t fired, .

Time elapsed: 105 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 34/391 13/32 ParamProductionCell-PT-0-CTLFireability-07 2776936 m, 34186 m/sec, 33758428 t fired, .

Time elapsed: 110 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 22 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-07
lola: result : false
lola: markings : 2776936
lola: fired transitions : 34220604
lola: time used : 35.000000
lola: memory pages used : 13
lola: LAUNCH task # 16 (type EXCL) for 15 ParamProductionCell-PT-0-CTLFireability-05
lola: time limit : 436 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-05
lola: result : true
lola: markings : 287847
lola: fired transitions : 1239733
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 13 (type EXCL) for 12 ParamProductionCell-PT-0-CTLFireability-04
lola: time limit : 498 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-05: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 3/498 4/32 ParamProductionCell-PT-0-CTLFireability-04 706041 m, 141208 m/sec, 3240651 t fired, .

Time elapsed: 115 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-05: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 8/498 7/32 ParamProductionCell-PT-0-CTLFireability-04 1582144 m, 175220 m/sec, 8411401 t fired, .

Time elapsed: 120 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-05: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 13/498 10/32 ParamProductionCell-PT-0-CTLFireability-04 2105322 m, 104635 m/sec, 13475425 t fired, .

Time elapsed: 125 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-05: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 18/498 11/32 ParamProductionCell-PT-0-CTLFireability-04 2377354 m, 54406 m/sec, 18346778 t fired, .

Time elapsed: 130 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-05: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 23/498 12/32 ParamProductionCell-PT-0-CTLFireability-04 2515175 m, 27564 m/sec, 23114202 t fired, .

Time elapsed: 135 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-05: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 28/498 12/32 ParamProductionCell-PT-0-CTLFireability-04 2590665 m, 15098 m/sec, 27901291 t fired, .

Time elapsed: 140 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-05: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 33/498 12/32 ParamProductionCell-PT-0-CTLFireability-04 2650646 m, 11996 m/sec, 32871466 t fired, .

Time elapsed: 145 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-05: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-01: AFAG 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-15: AFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 38/498 13/32 ParamProductionCell-PT-0-CTLFireability-04 2753763 m, 20623 m/sec, 38188571 t fired, .

Time elapsed: 150 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 13 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-04
lola: result : true
lola: markings : 2776936
lola: fired transitions : 42058840
lola: time used : 42.000000
lola: memory pages used : 13
lola: LAUNCH task # 7 (type EXCL) for 6 ParamProductionCell-PT-0-CTLFireability-02
lola: time limit : 574 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-02
lola: result : false
lola: markings : 107071
lola: fired transitions : 417691
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ParamProductionCell-PT-0-CTLFireability-00
lola: time limit : 689 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-00
lola: result : true
lola: markings : 430
lola: fired transitions : 1296
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 ParamProductionCell-PT-0-CTLFireability-15
lola: time limit : 861 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-15
lola: result : false
lola: markings : 362
lola: fired transitions : 726
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ParamProductionCell-PT-0-CTLFireability-01
lola: time limit : 1148 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-01
lola: result : false
lola: markings : 374
lola: fired transitions : 763
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 ParamProductionCell-PT-0-CTLFireability-08
lola: time limit : 1722 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-00: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-01: AFAG false CTL model checker
ParamProductionCell-PT-0-CTLFireability-02: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-04: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-05: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-15: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ParamProductionCell-PT-0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ParamProductionCell-PT-0-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 0/1722 1/32 ParamProductionCell-PT-0-CTLFireability-08 56334 m, 11266 m/sec, 313478 t fired, .

Time elapsed: 155 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 25 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-08
lola: result : true
lola: markings : 123792
lola: fired transitions : 728956
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 ParamProductionCell-PT-0-CTLFireability-06
lola: time limit : 3444 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for ParamProductionCell-PT-0-CTLFireability-06
lola: result : false
lola: markings : 456
lola: fired transitions : 1270
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ParamProductionCell-PT-0-CTLFireability-00: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-01: AFAG false CTL model checker
ParamProductionCell-PT-0-CTLFireability-02: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-03: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-04: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-05: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-06: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-07: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-08: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-09: CTL false CTL model checker
ParamProductionCell-PT-0-CTLFireability-10: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-11: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-12: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-13: CONJ false CTL model checker
ParamProductionCell-PT-0-CTLFireability-14: CTL true CTL model checker
ParamProductionCell-PT-0-CTLFireability-15: AFAG false CTL model checker


Time elapsed: 156 secs. Pages in use: 13

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ParamProductionCell-PT-0"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is ParamProductionCell-PT-0, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-162089122000362"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ParamProductionCell-PT-0.tgz
mv ParamProductionCell-PT-0 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;