About the Execution of LoLA for NeoElection-PT-5
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 11155.716 | 3600000.00 | 409927.00 | 7397.30 | FTTT??FFF?TFFTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r137-tall-162089121700194.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is NeoElection-PT-5, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-162089121700194
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 24M
-rw-r--r-- 1 mcc users 1.8M May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 5.7M May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3M May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 7.8M May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 179K Apr 26 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 431K Apr 26 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 142K Apr 26 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 388K Apr 26 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 134K Mar 27 06:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 323K Mar 27 06:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 109K Mar 25 07:34 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 313K Mar 25 07:34 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 6.1K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 13K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 2 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 4.2M May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NeoElection-PT-5-CTLFireability-00
FORMULA_NAME NeoElection-PT-5-CTLFireability-01
FORMULA_NAME NeoElection-PT-5-CTLFireability-02
FORMULA_NAME NeoElection-PT-5-CTLFireability-03
FORMULA_NAME NeoElection-PT-5-CTLFireability-04
FORMULA_NAME NeoElection-PT-5-CTLFireability-05
FORMULA_NAME NeoElection-PT-5-CTLFireability-06
FORMULA_NAME NeoElection-PT-5-CTLFireability-07
FORMULA_NAME NeoElection-PT-5-CTLFireability-08
FORMULA_NAME NeoElection-PT-5-CTLFireability-09
FORMULA_NAME NeoElection-PT-5-CTLFireability-10
FORMULA_NAME NeoElection-PT-5-CTLFireability-11
FORMULA_NAME NeoElection-PT-5-CTLFireability-12
FORMULA_NAME NeoElection-PT-5-CTLFireability-13
FORMULA_NAME NeoElection-PT-5-CTLFireability-14
FORMULA_NAME NeoElection-PT-5-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620915022366
starting LoLA
BK_INPUT NeoElection-PT-5
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA NeoElection-PT-5-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-5-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-5-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-5-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-5-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-5-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-5-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-5-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-5-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-5-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-5-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-5-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-5-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 4438 transitions removed,2866 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH INITIAL
lola: LAUNCH task # 44 (type CNST) for 43 NeoElection-PT-5-CTLFireability-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 9 (type EXCL) for 6 NeoElection-PT-5-CTLFireability-02
lola: time limit : 132 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type CNST) for NeoElection-PT-5-CTLFireability-13
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 26 (type CNST) for 25 NeoElection-PT-5-CTLFireability-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 41 (type CNST) for 40 NeoElection-PT-5-CTLFireability-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 50 (type CNST) for 49 NeoElection-PT-5-CTLFireability-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 35 (type CNST) for 34 NeoElection-PT-5-CTLFireability-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 NeoElection-PT-5-CTLFireability-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 29 (type CNST) for 28 NeoElection-PT-5-CTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 35 (type CNST) for NeoElection-PT-5-CTLFireability-10
lola: result : true
lola: FINISHED task # 26 (type CNST) for NeoElection-PT-5-CTLFireability-07
lola: result : false
lola: FINISHED task # 29 (type CNST) for NeoElection-PT-5-CTLFireability-08
lola: result : false
lola: FINISHED task # 41 (type CNST) for NeoElection-PT-5-CTLFireability-12
lola: result : false
lola: FINISHED task # 1 (type CNST) for NeoElection-PT-5-CTLFireability-00
lola: result : false
lola: FINISHED task # 50 (type CNST) for NeoElection-PT-5-CTLFireability-15
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 9 (type EXCL) for NeoElection-PT-5-CTLFireability-02
lola: result : true
lola: markings : 35
lola: fired transitions : 56
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 55 (type EXCL) for 22 NeoElection-PT-5-CTLFireability-06
lola: time limit : 368 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 53 (type FNDP) for 22 NeoElection-PT-5-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type EQUN) for 22 NeoElection-PT-5-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type SRCH) for 22 NeoElection-PT-5-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 55 (type EXCL) for NeoElection-PT-5-CTLFireability-06
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH INITIAL
lola: LAUNCH task # 47 (type CNST) for 46 NeoElection-PT-5-CTLFireability-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: CANCELED task # 53 (type FNDP) for NeoElection-PT-5-CTLFireability-06 (obsolete)
lola: CANCELED task # 54 (type EQUN) for NeoElection-PT-5-CTLFireability-06 (obsolete)
lola: CANCELED task # 56 (type SRCH) for NeoElection-PT-5-CTLFireability-06 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 59 (type EXCL) for 13 NeoElection-PT-5-CTLFireability-03
lola: time limit : 414 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 57 (type FNDP) for 13 NeoElection-PT-5-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 13 NeoElection-PT-5-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 47 (type CNST) for NeoElection-PT-5-CTLFireability-14
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type SRCH) for 13 NeoElection-PT-5-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SRCH) for NeoElection-PT-5-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 53 (type FNDP) for NeoElection-PT-5-CTLFireability-06
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 56 (type SRCH) for NeoElection-PT-5-CTLFireability-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 54 (type EQUN) for NeoElection-PT-5-CTLFireability-06
lola: result : unknown
lola: FINISHED task # 59 (type EXCL) for NeoElection-PT-5-CTLFireability-03
lola: result : true
lola: markings : 10
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 57 (type FNDP) for NeoElection-PT-5-CTLFireability-03 (obsolete)
lola: CANCELED task # 58 (type EQUN) for NeoElection-PT-5-CTLFireability-03 (obsolete)
lola: FINISHED task # 57 (type FNDP) for NeoElection-PT-5-CTLFireability-03
lola: result : true
lola: fired transitions : 8
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 58 (type EQUN) for NeoElection-PT-5-CTLFireability-03
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: LAUNCH task # 20 (type EXCL) for 19 NeoElection-PT-5-CTLFireability-05
lola: time limit : 663 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 63 (type FNDP) for 3 NeoElection-PT-5-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 3 NeoElection-PT-5-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 66 (type SRCH) for 3 NeoElection-PT-5-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 66 (type SRCH) for NeoElection-PT-5-CTLFireability-01
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type FNDP) for 37 NeoElection-PT-5-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type FNDP) for NeoElection-PT-5-CTLFireability-01
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 64 (type EQUN) for NeoElection-PT-5-CTLFireability-01 (obsolete)
lola: LAUNCH task # 68 (type EQUN) for 37 NeoElection-PT-5-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type SRCH) for 37 NeoElection-PT-5-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 67 (type FNDP) for NeoElection-PT-5-CTLFireability-11
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 68 (type EQUN) for NeoElection-PT-5-CTLFireability-11 (obsolete)
lola: CANCELED task # 70 (type SRCH) for NeoElection-PT-5-CTLFireability-11 (obsolete)
lola: FINISHED task # 68 (type EQUN) for NeoElection-PT-5-CTLFireability-11
lola: result : unknown
lola: FINISHED task # 64 (type EQUN) for NeoElection-PT-5-CTLFireability-01
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 2/1105 3/32 NeoElection-PT-5-CTLFireability-05 680638 m, 136127 m/sec, 2178267 t fired, .
Time elapsed: 287 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 7/1105 8/32 NeoElection-PT-5-CTLFireability-05 1868182 m, 237508 m/sec, 6461913 t fired, .
Time elapsed: 292 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 12/1105 13/32 NeoElection-PT-5-CTLFireability-05 3028493 m, 232062 m/sec, 10675946 t fired, .
Time elapsed: 297 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 17/1105 18/32 NeoElection-PT-5-CTLFireability-05 4211437 m, 236588 m/sec, 14868397 t fired, .
Time elapsed: 302 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 22/1105 23/32 NeoElection-PT-5-CTLFireability-05 5237322 m, 205177 m/sec, 18938021 t fired, .
Time elapsed: 307 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 27/1105 27/32 NeoElection-PT-5-CTLFireability-05 6338984 m, 220332 m/sec, 23116765 t fired, .
Time elapsed: 312 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 32/1105 32/32 NeoElection-PT-5-CTLFireability-05 7390067 m, 210216 m/sec, 27413929 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for NeoElection-PT-5-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 61 (type EXCL) for 16 NeoElection-PT-5-CTLFireability-04
lola: time limit : 1639 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 5/1639 5/32 NeoElection-PT-5-CTLFireability-04 1179554 m, 235910 m/sec, 5841905 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 10/1639 9/32 NeoElection-PT-5-CTLFireability-04 2288925 m, 221874 m/sec, 11024813 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 15/1639 14/32 NeoElection-PT-5-CTLFireability-04 3376508 m, 217516 m/sec, 16227973 t fired, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 20/1639 18/32 NeoElection-PT-5-CTLFireability-04 4431501 m, 210998 m/sec, 21634656 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 25/1639 22/32 NeoElection-PT-5-CTLFireability-04 5458754 m, 205450 m/sec, 26875469 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 30/1639 26/32 NeoElection-PT-5-CTLFireability-04 6467268 m, 201702 m/sec, 32094942 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 35/1639 30/32 NeoElection-PT-5-CTLFireability-04 7467427 m, 200031 m/sec, 37237141 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 61 (type EXCL) for NeoElection-PT-5-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 31 NeoElection-PT-5-CTLFireability-09
lola: time limit : 3238 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/3238 8/32 NeoElection-PT-5-CTLFireability-09 1856421 m, 371284 m/sec, 7008541 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/3238 14/32 NeoElection-PT-5-CTLFireability-09 3220592 m, 272834 m/sec, 13604777 t fired, .
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/3238 20/32 NeoElection-PT-5-CTLFireability-09 4663617 m, 288605 m/sec, 20064941 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/3238 26/32 NeoElection-PT-5-CTLFireability-09 6044383 m, 276153 m/sec, 26531652 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/3238 32/32 NeoElection-PT-5-CTLFireability-09 7372223 m, 265568 m/sec, 32695266 t fired, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for NeoElection-PT-5-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1858 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1863 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1868 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1873 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1878 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1883 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1888 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1893 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1898 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1903 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1908 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1913 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1918 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1923 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1928 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1933 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1938 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1943 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1948 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1953 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1958 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1963 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1968 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1973 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1978 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1983 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1988 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1993 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1998 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2003 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2008 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2013 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2018 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2023 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2028 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2033 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2038 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2043 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2048 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2053 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2058 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2063 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2068 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2073 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2078 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2083 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2088 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2093 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2098 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2103 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2108 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2113 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2118 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2123 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2128 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2133 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2138 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2143 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2148 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2153 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2158 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2163 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2168 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2173 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2178 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2183 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2188 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2193 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2198 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2203 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2208 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2213 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2218 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2223 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2228 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2233 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2238 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2243 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2248 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2253 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2258 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2263 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2268 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2273 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2278 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2283 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2288 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2293 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2298 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2303 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2308 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2313 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2318 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2323 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2328 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2333 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2338 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2343 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2348 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2353 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2358 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2363 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2368 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2373 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2378 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2383 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2388 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2393 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2398 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2403 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2408 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2413 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2418 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2423 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2428 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2433 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2438 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2443 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2448 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2453 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2458 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2463 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2468 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2473 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2478 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2483 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2488 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2493 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2498 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2503 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2508 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2513 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2518 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2523 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2528 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2533 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2538 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2543 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2548 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2553 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2558 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2563 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2568 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2573 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2578 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2583 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2588 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2593 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2598 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2603 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2608 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2613 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2618 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2623 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2628 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2633 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2638 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2643 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2648 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2653 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2658 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2663 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2668 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2673 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2678 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2683 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2688 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2693 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2698 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2703 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2708 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2713 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2718 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2723 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2728 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2733 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2738 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2743 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2748 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2753 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2758 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2763 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2768 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2773 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2778 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2783 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2788 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2793 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2798 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2803 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2808 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2813 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2818 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2823 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2828 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2833 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2838 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2843 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2848 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2853 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2858 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2863 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2868 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2873 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2878 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2883 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2888 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2893 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2898 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2903 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2908 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2913 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2918 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2923 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2928 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2933 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2938 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2943 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2948 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2953 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2958 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2963 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2968 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2973 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2978 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2983 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2988 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2993 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2998 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3003 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3008 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3013 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3018 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3023 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3028 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3033 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3038 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3043 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3048 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3053 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3058 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3063 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3068 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3073 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3078 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3083 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3088 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3093 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3098 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3103 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3108 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3113 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3118 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3123 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3128 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3133 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3138 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3143 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3148 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3153 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3158 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3163 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3168 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3173 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3178 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3183 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3188 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3193 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3198 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3203 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3208 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3213 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3218 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3223 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-PT-5-CTLFireability-00: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-01: EF true findpath
NeoElection-PT-5-CTLFireability-02: DISJ true CTL model checker
NeoElection-PT-5-CTLFireability-03: EF true state space
NeoElection-PT-5-CTLFireability-06: AG false state space
NeoElection-PT-5-CTLFireability-07: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-08: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-10: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-11: AG false findpath
NeoElection-PT-5-CTLFireability-12: INITIAL false preprocessing
NeoElection-PT-5-CTLFireability-13: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-14: INITIAL true preprocessing
NeoElection-PT-5-CTLFireability-15: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-PT-5-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NeoElection-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NeoElection-PT-5"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is NeoElection-PT-5, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-162089121700194"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NeoElection-PT-5.tgz
mv NeoElection-PT-5 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;