Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r118-tall-162075402500062.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is GlobalResAllocation-PT-03, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r118-tall-162075402500062
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 25M
-rw-r--r-- 1 mcc users 50K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 242K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9M May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 12M May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 8.5K Mar 28 16:13 LTLCardinality.txt
-rw-r--r-- 1 mcc users 36K Mar 28 16:13 LTLCardinality.xml
-rw-r--r-- 1 mcc users 217K Mar 28 16:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 735K Mar 28 16:13 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.5K Mar 23 11:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 33K Mar 23 11:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 617K Mar 22 20:41 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 2.0M Mar 22 20:41 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.5K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.3K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 5.7M May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-00
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-01
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-02
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-03
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-04
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-05
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-06
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-07
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-08
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-09
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-10
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-11
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-12
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-13
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-14
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1620773671720

starting LoLA
BK_INPUT GlobalResAllocation-PT-03
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-PT-03-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620773678570

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 GlobalResAllocation-PT-03-ReachabilityCardinality-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 13 (type CNST) for 12 GlobalResAllocation-PT-03-ReachabilityCardinality-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 7 (type CNST) for 6 GlobalResAllocation-PT-03-ReachabilityCardinality-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 19 (type CNST) for 18 GlobalResAllocation-PT-03-ReachabilityCardinality-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 40 (type CNST) for 39 GlobalResAllocation-PT-03-ReachabilityCardinality-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 19 (type CNST) for GlobalResAllocation-PT-03-ReachabilityCardinality-06
lola: result : true
lola: FINISHED task # 4 (type CNST) for GlobalResAllocation-PT-03-ReachabilityCardinality-01
lola: result : false
lola: FINISHED task # 13 (type CNST) for GlobalResAllocation-PT-03-ReachabilityCardinality-04
lola: result : true
lola: FINISHED task # 40 (type CNST) for GlobalResAllocation-PT-03-ReachabilityCardinality-13
lola: result : true
lola: FINISHED task # 7 (type CNST) for GlobalResAllocation-PT-03-ReachabilityCardinality-02
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 53 (type EXCL) for 15 GlobalResAllocation-PT-03-ReachabilityCardinality-05
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type FNDP) for 15 GlobalResAllocation-PT-03-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 15 GlobalResAllocation-PT-03-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type SRCH) for 15 GlobalResAllocation-PT-03-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-49.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 49 (type EQUN) for GlobalResAllocation-PT-03-ReachabilityCardinality-05
lola: result : false
lola: CANCELED task # 48 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 52 (type SRCH) for GlobalResAllocation-PT-03-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 53 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 114 (type EXCL) for 36 GlobalResAllocation-PT-03-ReachabilityCardinality-12
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 69 (type FNDP) for 21 GlobalResAllocation-PT-03-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 21 GlobalResAllocation-PT-03-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 108 (type SRCH) for 21 GlobalResAllocation-PT-03-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 48 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityCardinality-05
lola: result : unknown
lola: fired transitions : 4334
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-82.sara.
lola: FINISHED task # 114 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityCardinality-12
lola: result : false
lola: markings : 172
lola: fired transitions : 1302
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 98 (type EXCL) for 42 GlobalResAllocation-PT-03-ReachabilityCardinality-14
lola: time limit : 399 sec
lola: memory limit: 32 pages
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 82 (type EQUN) for GlobalResAllocation-PT-03-ReachabilityCardinality-07
lola: result : false
lola: CANCELED task # 69 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 108 (type SRCH) for GlobalResAllocation-PT-03-ReachabilityCardinality-07 (obsolete)
lola: LAUNCH task # 54 (type FNDP) for 9 GlobalResAllocation-PT-03-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type EQUN) for 9 GlobalResAllocation-PT-03-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 72 (type SRCH) for 9 GlobalResAllocation-PT-03-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityCardinality-07
lola: result : unknown
lola: fired transitions : 6702
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-55.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 72 (type SRCH) for GlobalResAllocation-PT-03-ReachabilityCardinality-03
lola: result : false
lola: markings : 6320
lola: fired transitions : 61308
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 54 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 55 (type EQUN) for GlobalResAllocation-PT-03-ReachabilityCardinality-03 (obsolete)
lola: LAUNCH task # 62 (type FNDP) for 27 GlobalResAllocation-PT-03-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 27 GlobalResAllocation-PT-03-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SRCH) for 27 GlobalResAllocation-PT-03-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 54 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityCardinality-03
lola: result : unknown
lola: fired transitions : 7376
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 55 (type EQUN) for GlobalResAllocation-PT-03-ReachabilityCardinality-03
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-64.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 75 (type SRCH) for GlobalResAllocation-PT-03-ReachabilityCardinality-09
lola: result : false
lola: markings : 6254
lola: fired transitions : 43627
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 62 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 64 (type EQUN) for GlobalResAllocation-PT-03-ReachabilityCardinality-09 (obsolete)
lola: LAUNCH task # 70 (type FNDP) for 30 GlobalResAllocation-PT-03-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type FNDP) for 45 GlobalResAllocation-PT-03-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 80 (type FNDP) for 0 GlobalResAllocation-PT-03-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 62 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityCardinality-09
lola: result : unknown
lola: fired transitions : 7172
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 64 (type EQUN) for GlobalResAllocation-PT-03-ReachabilityCardinality-09
lola: result : unknown
lola: FINISHED task # 98 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityCardinality-14
lola: result : false
lola: markings : 4762
lola: fired transitions : 23724
lola: time used : 2.000000
lola: memory pages used : 1
lola: LAUNCH task # 68 (type EXCL) for 24 GlobalResAllocation-PT-03-ReachabilityCardinality-08
lola: time limit : 719 sec
lola: memory limit: 32 pages
lola: FINISHED task # 68 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityCardinality-08
lola: result : false
lola: markings : 172
lola: fired transitions : 1302
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 95 (type EXCL) for 33 GlobalResAllocation-PT-03-ReachabilityCardinality-11
lola: time limit : 899 sec
lola: memory limit: 32 pages
lola: FINISHED task # 95 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityCardinality-11
lola: result : false
lola: markings : 3410
lola: fired transitions : 14668
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 112 (type EXCL) for 0 GlobalResAllocation-PT-03-ReachabilityCardinality-00
lola: time limit : 1198 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-03-ReachabilityCardinality-01: INITIAL false preprocessing
GlobalResAllocation-PT-03-ReachabilityCardinality-02: INITIAL false preprocessing
GlobalResAllocation-PT-03-ReachabilityCardinality-03: AG true tandem / insertion
GlobalResAllocation-PT-03-ReachabilityCardinality-04: INITIAL true preprocessing
GlobalResAllocation-PT-03-ReachabilityCardinality-05: EF false state equation
GlobalResAllocation-PT-03-ReachabilityCardinality-06: INITIAL true preprocessing
GlobalResAllocation-PT-03-ReachabilityCardinality-07: EF false state equation
GlobalResAllocation-PT-03-ReachabilityCardinality-08: EF false tandem / relaxed
GlobalResAllocation-PT-03-ReachabilityCardinality-09: EF false tandem / insertion
GlobalResAllocation-PT-03-ReachabilityCardinality-11: AG true tandem / relaxed
GlobalResAllocation-PT-03-ReachabilityCardinality-12: EF false tandem / relaxed
GlobalResAllocation-PT-03-ReachabilityCardinality-13: INITIAL true preprocessing
GlobalResAllocation-PT-03-ReachabilityCardinality-14: EF false tandem / relaxed

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-03-ReachabilityCardinality-00: AG 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-03-ReachabilityCardinality-10: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-03-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
70 EF FNDP 3/897 0/5 GlobalResAllocation-PT-03-ReachabilityCardinality-10 95853 t fired, 1 attempts, .
78 EF FNDP 3/897 0/5 GlobalResAllocation-PT-03-ReachabilityCardinality-15 142215 t fired, 1 attempts, .
80 EF FNDP 3/897 0/5 GlobalResAllocation-PT-03-ReachabilityCardinality-00 107019 t fired, 1 attempts, .
112 EF EXCL 1/1198 1/32 GlobalResAllocation-PT-03-ReachabilityCardinality-00 2872 m, 574 m/sec, 10837 t fired, .

Time elapsed: 6 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 112 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityCardinality-00
lola: result : false
lola: markings : 6320
lola: fired transitions : 61476
lola: time used : 2.000000
lola: memory pages used : 1
lola: CANCELED task # 80 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityCardinality-00 (obsolete)
lola: LAUNCH task # 107 (type EXCL) for 30 GlobalResAllocation-PT-03-ReachabilityCardinality-10
lola: time limit : 1796 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 85 (type EQUN) for 45 GlobalResAllocation-PT-03-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityCardinality-00
lola: result : unknown
lola: fired transitions : 132391
lola: tried executions : 2
lola: time used : 4.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-85.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 85 (type EQUN) for GlobalResAllocation-PT-03-ReachabilityCardinality-15
lola: result : false
lola: CANCELED task # 78 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 91 (type EQUN) for 30 GlobalResAllocation-PT-03-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 106 (type SRCH) for 30 GlobalResAllocation-PT-03-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 78 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityCardinality-15
lola: result : unknown
lola: fired transitions : 182847
lola: tried executions : 2
lola: time used : 4.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-91.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 91 (type EQUN) for GlobalResAllocation-PT-03-ReachabilityCardinality-10
lola: result : false
lola: CANCELED task # 70 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 106 (type SRCH) for GlobalResAllocation-PT-03-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 107 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityCardinality-10 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-03-ReachabilityCardinality-00: AG true tandem / relaxed
GlobalResAllocation-PT-03-ReachabilityCardinality-01: INITIAL false preprocessing
GlobalResAllocation-PT-03-ReachabilityCardinality-02: INITIAL false preprocessing
GlobalResAllocation-PT-03-ReachabilityCardinality-03: AG true tandem / insertion
GlobalResAllocation-PT-03-ReachabilityCardinality-04: INITIAL true preprocessing
GlobalResAllocation-PT-03-ReachabilityCardinality-05: EF false state equation
GlobalResAllocation-PT-03-ReachabilityCardinality-06: INITIAL true preprocessing
GlobalResAllocation-PT-03-ReachabilityCardinality-07: EF false state equation
GlobalResAllocation-PT-03-ReachabilityCardinality-08: EF false tandem / relaxed
GlobalResAllocation-PT-03-ReachabilityCardinality-09: EF false tandem / insertion
GlobalResAllocation-PT-03-ReachabilityCardinality-10: AG true state equation
GlobalResAllocation-PT-03-ReachabilityCardinality-11: AG true tandem / relaxed
GlobalResAllocation-PT-03-ReachabilityCardinality-12: EF false tandem / relaxed
GlobalResAllocation-PT-03-ReachabilityCardinality-13: INITIAL true preprocessing
GlobalResAllocation-PT-03-ReachabilityCardinality-14: EF false tandem / relaxed
GlobalResAllocation-PT-03-ReachabilityCardinality-15: EF false state equation


Time elapsed: 7 secs. Pages in use: 2

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-PT-03"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is GlobalResAllocation-PT-03, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r118-tall-162075402500062"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-PT-03.tgz
mv GlobalResAllocation-PT-03 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;