fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r118-tall-162075402400028
Last Updated
Jun 28, 2021

About the Execution of LoLA for GlobalResAllocation-COL-07

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16181.796 145455.00 175516.00 282.40 TF???F?T?FTF???T normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r118-tall-162075402400028.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is GlobalResAllocation-COL-07, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r118-tall-162075402400028
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 336K
-rw-r--r-- 1 mcc users 9.4K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.4K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 74K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Mar 28 16:13 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 16:13 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Mar 28 16:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 16:13 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.7K Mar 23 11:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 22K Mar 23 11:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Mar 22 20:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 22 20:59 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 28K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-COL-07-00
FORMULA_NAME GlobalResAllocation-COL-07-01
FORMULA_NAME GlobalResAllocation-COL-07-02
FORMULA_NAME GlobalResAllocation-COL-07-03
FORMULA_NAME GlobalResAllocation-COL-07-04
FORMULA_NAME GlobalResAllocation-COL-07-05
FORMULA_NAME GlobalResAllocation-COL-07-06
FORMULA_NAME GlobalResAllocation-COL-07-07
FORMULA_NAME GlobalResAllocation-COL-07-08
FORMULA_NAME GlobalResAllocation-COL-07-09
FORMULA_NAME GlobalResAllocation-COL-07-10
FORMULA_NAME GlobalResAllocation-COL-07-11
FORMULA_NAME GlobalResAllocation-COL-07-12
FORMULA_NAME GlobalResAllocation-COL-07-13
FORMULA_NAME GlobalResAllocation-COL-07-14
FORMULA_NAME GlobalResAllocation-COL-07-15

=== Now, execution of the tool begins

BK_START 1620768684929

starting LoLA
BK_INPUT GlobalResAllocation-COL-07
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
LTLCardinality

FORMULA GlobalResAllocation-COL-07-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-COL-07-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-COL-07-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-COL-07-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-COL-07-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-COL-07-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-COL-07-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GlobalResAllocation-COL-07-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620768830384

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 66 (type SKEL/FNDP) for 6 GlobalResAllocation-COL-07-02
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 67 (type SKEL/EQUN) for 6 GlobalResAllocation-COL-07-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 68 (type SKEL/SRCH) for 6 GlobalResAllocation-COL-07-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type SKEL/SRCH) for 6 GlobalResAllocation-COL-07-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 5 (type SKEL/CNST) for 3 GlobalResAllocation-COL-07-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 19 (type SKEL/CNST) for 15 GlobalResAllocation-COL-07-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 66 (type SKEL/FNDP) for GlobalResAllocation-COL-07-02
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: TR BINDINGS
lola: FINISHED task # 5 (type SKEL/CNST) for GlobalResAllocation-COL-07-01
lola: result : false
lola: FINISHED task # 19 (type SKEL/CNST) for GlobalResAllocation-COL-07-05
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:735
lola: rewrite Frontend/Parser/formula_rewrite.k:695
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 67 (type EQUN) for GlobalResAllocation-COL-07-02 (obsolete)
lola: CANCELED task # 68 (type SRCH) for GlobalResAllocation-COL-07-02 (obsolete)
lola: CANCELED task # 69 (type SRCH) for GlobalResAllocation-COL-07-02 (obsolete)
lola: LAUNCH task # 87 (type SKEL/SRCH) for 50 GlobalResAllocation-COL-07-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SKEL/SRCH) for 50 GlobalResAllocation-COL-07-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SKEL/SRCH) for 50 GlobalResAllocation-COL-07-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 80 (type SKEL/SRCH) for 61 GlobalResAllocation-COL-07-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type SKEL/SRCH) for GlobalResAllocation-COL-07-02
lola: result : true
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 69 (type SKEL/SRCH) for GlobalResAllocation-COL-07-02
lola: result : unknown
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 87 (type SKEL/SRCH) for GlobalResAllocation-COL-07-14
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 80 (type SKEL/SRCH) for GlobalResAllocation-COL-07-15
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 71 (type SKEL/SRCH) for GlobalResAllocation-COL-07-14
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH INITIAL
lola: LAUNCH task # 43 (type SKEL/CNST) for 41 GlobalResAllocation-COL-07-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 83 (type SKEL/SRCH) for 31 GlobalResAllocation-COL-07-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type SKEL/FNDP) for 31 GlobalResAllocation-COL-07-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 43 (type SKEL/CNST) for GlobalResAllocation-COL-07-11
lola: result : false
lola: FINISHED task # 74 (type SKEL/SRCH) for GlobalResAllocation-COL-07-14
lola: result : true
lola: markings : 89
lola: fired transitions : 416
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 83 (type SKEL/SRCH) for GlobalResAllocation-COL-07-09
lola: result : false
lola: markings : 7
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 89 (type SKEL/FNDP) for 9 GlobalResAllocation-COL-07-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 90 (type SKEL/EQUN) for 9 GlobalResAllocation-COL-07-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 91 (type SKEL/SRCH) for 9 GlobalResAllocation-COL-07-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 94 (type SKEL/FNDP) for GlobalResAllocation-COL-07-09
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: sara: time used : 0.000000try reading problem file /home/mcc/execution/LTLCardinality-67.sara.

lola: memory pages used : 0
lola: LAUNCH task # 76 (type SKEL/SRCH) for 0 GlobalResAllocation-COL-07-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 89 (type SKEL/FNDP) for GlobalResAllocation-COL-07-03
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 91 (type SKEL/SRCH) for GlobalResAllocation-COL-07-03
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1

lola: CANCELED task # 90 (type EQUN) for GlobalResAllocation-COL-07-03 (obsolete)
lola: LAUNCH task # 73 (type SKEL/SRCH) for 44 GlobalResAllocation-COL-07-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type SKEL/SRCH) for 47 GlobalResAllocation-COL-07-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type SKEL/SRCH) for 38 GlobalResAllocation-COL-07-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 90 (type SKEL/EQUN) for GlobalResAllocation-COL-07-03
lola: result : unknown
lola: FINISHED task # 76 (type SKEL/SRCH) for GlobalResAllocation-COL-07-00
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 73 (type SKEL/SRCH) for GlobalResAllocation-COL-07-12
lola: result : true
lola: markings : 6
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 67 (type SKEL/EQUN) for GlobalResAllocation-COL-07-02
lola: result : true
lola: FINISHED task # 70 (type SKEL/SRCH) for GlobalResAllocation-COL-07-13
lola: result : false
lola: markings : 7
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 79 (type SKEL/SRCH) for 12 GlobalResAllocation-COL-07-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type SKEL/SRCH) for 25 GlobalResAllocation-COL-07-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type SKEL/SRCH) for 22 GlobalResAllocation-COL-07-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type SKEL/SRCH) for GlobalResAllocation-COL-07-10
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 85 (type SKEL/SRCH) for 28 GlobalResAllocation-COL-07-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 79 (type SKEL/SRCH) for GlobalResAllocation-COL-07-04
lola: result : false
lola: markings : 12
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 84 (type SKEL/SRCH) for GlobalResAllocation-COL-07-06
lola: result : false
lola: markings : 65
lola: fired transitions : 86
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 82 (type SKEL/SRCH) for GlobalResAllocation-COL-07-07
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 85 (type SKEL/SRCH) for GlobalResAllocation-COL-07-08
lola: result : false
lola: markings : 7
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: TR BINDINGS DONE
lola: Places: 133, Transitions: 291067
lola: @ trans enter3
lola: @ trans enter2
lola: @ trans enter1
lola: @ trans exit
lola: @ trans release1
lola: @ trans release2
lola: @ trans enter4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 6 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 11 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 16 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 21 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 26 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 31 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 36 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 41 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 46 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 51 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 56 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 61 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 66 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 71 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:102
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 76 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 81 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 86 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 91 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 96 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 101 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 106 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 111 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 116 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 121 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 126 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-09: CONJ 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 131 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH INITIAL
lola: LAUNCH task # 36 (type CNST) for 31 GlobalResAllocation-COL-07-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 36 (type CNST) for GlobalResAllocation-COL-07-09
lola: result : false
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-09: CONJ false preprocessing
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 136 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
lola: planning for GlobalResAllocation-COL-07-00 stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for GlobalResAllocation-COL-07-07 stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for GlobalResAllocation-COL-07-10 stopped (result already fixed).
lola: planning for GlobalResAllocation-COL-07-15 stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-07-00: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-01: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-05: CONJ false skeleton: preprocessing
GlobalResAllocation-COL-07-07: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-09: CONJ false preprocessing
GlobalResAllocation-COL-07-10: LTL true skeleton: LTL model checker
GlobalResAllocation-COL-07-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-07-15: LTL true skeleton: LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-07-02: AG 0 0 0 0 4 0 0 0
GlobalResAllocation-COL-07-03: AG 0 0 0 0 3 0 0 1
GlobalResAllocation-COL-07-04: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-06: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-08: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-12: F 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-13: LTL 0 0 0 0 1 0 0 0
GlobalResAllocation-COL-07-14: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 141 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 411 Killed lola --conf=$BIN_DIR/configfiles/ltlcardinalityconf --formula=$DIR/LTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-COL-07"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is GlobalResAllocation-COL-07, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r118-tall-162075402400028"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-COL-07.tgz
mv GlobalResAllocation-COL-07 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;