About the Execution of LoLA for GlobalResAllocation-COL-05
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3972.928 | 20148.00 | 38209.00 | 20.10 | FFFTFFTTTTFFFTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r118-tall-162075402400014.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is GlobalResAllocation-COL-05, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r118-tall-162075402400014
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 392K
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 112K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 10K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 81K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Mar 28 16:13 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Mar 28 16:13 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Mar 28 16:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 28 16:13 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.3K Mar 23 11:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 23 11:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 22 20:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 22 20:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 28K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-00
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-01
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-02
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-03
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-04
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-05
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-06
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-07
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-08
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-09
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-10
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-11
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-12
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-13
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-14
FORMULA_NAME GlobalResAllocation-COL-05-ReachabilityCardinality-15
=== Now, execution of the tool begins
BK_START 1620767874096
starting LoLA
BK_INPUT GlobalResAllocation-COL-05
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
ReachabilityCardinality
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-ReachabilityCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620767894244
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH INITIAL
lola: LAUNCH task # 2 (type SKEL/CNST) for 0 GlobalResAllocation-COL-05-ReachabilityCardinality-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 8 (type SKEL/CNST) for 6 GlobalResAllocation-COL-05-ReachabilityCardinality-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 35 (type SKEL/CNST) for 33 GlobalResAllocation-COL-05-ReachabilityCardinality-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 50 (type SKEL/FNDP) for 3 GlobalResAllocation-COL-05-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 35 (type SKEL/CNST) for GlobalResAllocation-COL-05-ReachabilityCardinality-11
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 2 (type SKEL/CNST) for GlobalResAllocation-COL-05-ReachabilityCardinality-00
lola: result : false
lola: LAUNCH task # 67 (type SKEL/FNDP) for 9 GlobalResAllocation-COL-05-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SKEL/EQUN) for 9 GlobalResAllocation-COL-05-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH INITIAL
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 44 (type SKEL/CNST) for 42 GlobalResAllocation-COL-05-ReachabilityCardinality-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 8 (type SKEL/CNST) for GlobalResAllocation-COL-05-ReachabilityCardinality-02
lola: result : false
lola: TR BINDINGS
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 44 (type SKEL/CNST) for GlobalResAllocation-COL-05-ReachabilityCardinality-14
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 67 (type SKEL/FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-03
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 68 (type EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-03 (obsolete)
lola: LAUNCH task # 98 (type SKEL/FNDP) for 15 GlobalResAllocation-COL-05-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type SKEL/EQUN) for 15 GlobalResAllocation-COL-05-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type SKEL/SRCH) for 15 GlobalResAllocation-COL-05-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 41 (type SKEL/CNST) for 39 GlobalResAllocation-COL-05-ReachabilityCardinality-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 68 (type SKEL/EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-03
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 101 (type SKEL/SRCH) for GlobalResAllocation-COL-05-ReachabilityCardinality-05
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 98 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 99 (type EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 76 (type SKEL/FNDP) for 18 GlobalResAllocation-COL-05-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type SKEL/EQUN) for 18 GlobalResAllocation-COL-05-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 50 (type SKEL/FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-01
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 85 (type SKEL/FNDP) for 36 GlobalResAllocation-COL-05-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 98 (type SKEL/FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-05
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 41 (type SKEL/CNST) for GlobalResAllocation-COL-05-ReachabilityCardinality-13
lola: result : true
lola: LAUNCH task # 78 (type SKEL/FNDP) for 27 GlobalResAllocation-COL-05-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-79.sara.
lola: TR BINDINGS DONE
lola: Places: 75, Transitions: 56105
lola: FINISHED task # 78 (type SKEL/FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-09
lola: result : true
lola: fired transitions : 14
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 89 (type SKEL/FNDP) for 24 GlobalResAllocation-COL-05-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-99.sara.
lola: FINISHED task # 89 (type SKEL/FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-08
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 106 (type SKEL/FNDP) for 45 GlobalResAllocation-COL-05-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 99 (type SKEL/EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-05
lola: result : true
lola: @ trans enter3
lola: FINISHED task # 79 (type SKEL/EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-06
lola: result : false
lola: CANCELED task # 76 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-06 (obsolete)
lola: LAUNCH task # 88 (type SKEL/FNDP) for 30 GlobalResAllocation-COL-05-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 113 (type SKEL/EQUN) for 30 GlobalResAllocation-COL-05-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type SKEL/FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-06
lola: result : unknown
lola: fired transitions : 27296
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: @ trans enter2
lola: @ trans enter1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-113.sara.
sara: place or transition ordering is non-deterministic
lola: @ trans exit
lola: @ trans release1
lola: @ trans release2
lola: @ trans enter4
lola: FINISHED task # 113 (type SKEL/EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-10
lola: result : false
lola: CANCELED task # 88 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 77 (type SKEL/FNDP) for 21 GlobalResAllocation-COL-05-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 90 (type SKEL/EQUN) for 21 GlobalResAllocation-COL-05-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 88 (type SKEL/FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-10
lola: result : unknown
lola: fired transitions : 10316
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-90.sara.
lola: FINISHED task # 90 (type SKEL/EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-07
lola: result : true
lola: CANCELED task # 77 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-07 (obsolete)
lola: LAUNCH task # 58 (type SKEL/FNDP) for 12 GlobalResAllocation-COL-05-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SKEL/EQUN) for 12 GlobalResAllocation-COL-05-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 77 (type SKEL/FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-07
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 58 (type SKEL/FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-04
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 59 (type EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 107 (type SKEL/EQUN) for 45 GlobalResAllocation-COL-05-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 125 (type SKEL/SRCH) for 45 GlobalResAllocation-COL-05-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 125 (type SKEL/SRCH) for GlobalResAllocation-COL-05-ReachabilityCardinality-15
lola: result : false
lola: markings : 24
lola: fired transitions : 67
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 106 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 107 (type EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 93 (type SKEL/EQUN) for 36 GlobalResAllocation-COL-05-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 95 (type SKEL/SRCH) for 36 GlobalResAllocation-COL-05-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 96 (type SKEL/SRCH) for 36 GlobalResAllocation-COL-05-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 106 (type SKEL/FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-15
lola: result : unknown
lola: fired transitions : 41421
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 95 (type SKEL/SRCH) for GlobalResAllocation-COL-05-ReachabilityCardinality-12
lola: result : false
lola: markings : 39
lola: fired transitions : 126
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 85 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 93 (type EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 96 (type SRCH) for GlobalResAllocation-COL-05-ReachabilityCardinality-12 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-59.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-93.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-107.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 85 (type SKEL/FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-12
lola: result : unknown
lola: fired transitions : 57209
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 59 (type SKEL/EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-04
lola: result : true
lola: FINISHED task # 93 (type SKEL/EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-12
lola: result : false
lola: FINISHED task # 107 (type SKEL/EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-15
lola: result : false
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-05-ReachabilityCardinality-00: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-02: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-06: AG true skeleton: state equation
GlobalResAllocation-COL-05-ReachabilityCardinality-10: EF false skeleton: state equation
GlobalResAllocation-COL-05-ReachabilityCardinality-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
GlobalResAllocation-COL-05-ReachabilityCardinality-13: INITIAL true skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-14: INITIAL true skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-15: AG true skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-05-ReachabilityCardinality-01: AG 0 0 0 0 1 0 0 4
GlobalResAllocation-COL-05-ReachabilityCardinality-03: EF 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-05-ReachabilityCardinality-04: AG 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-05-ReachabilityCardinality-05: AG 0 0 0 0 3 0 0 2
GlobalResAllocation-COL-05-ReachabilityCardinality-07: EF 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-05-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 4
GlobalResAllocation-COL-05-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 5 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-05-ReachabilityCardinality-00: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-02: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-06: AG true skeleton: state equation
GlobalResAllocation-COL-05-ReachabilityCardinality-10: EF false skeleton: state equation
GlobalResAllocation-COL-05-ReachabilityCardinality-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
GlobalResAllocation-COL-05-ReachabilityCardinality-13: INITIAL true skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-14: INITIAL true skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-15: AG true skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-05-ReachabilityCardinality-01: AG 0 0 0 0 1 0 0 4
GlobalResAllocation-COL-05-ReachabilityCardinality-03: EF 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-05-ReachabilityCardinality-04: AG 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-05-ReachabilityCardinality-05: AG 0 0 0 0 3 0 0 2
GlobalResAllocation-COL-05-ReachabilityCardinality-07: EF 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-05-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 4
GlobalResAllocation-COL-05-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Rule S: 0 transitions removed,0 places removed
lola: planning for GlobalResAllocation-COL-05-ReachabilityCardinality-06 stopped (result already fixed).
lola: planning for GlobalResAllocation-COL-05-ReachabilityCardinality-10 stopped (result already fixed).
lola: planning for GlobalResAllocation-COL-05-ReachabilityCardinality-12 stopped (result already fixed).
lola: planning for GlobalResAllocation-COL-05-ReachabilityCardinality-15 stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-05-ReachabilityCardinality-00: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-02: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-06: AG true skeleton: state equation
GlobalResAllocation-COL-05-ReachabilityCardinality-10: EF false skeleton: state equation
GlobalResAllocation-COL-05-ReachabilityCardinality-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
GlobalResAllocation-COL-05-ReachabilityCardinality-13: INITIAL true skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-14: INITIAL true skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-15: AG true skeleton: tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-COL-05-ReachabilityCardinality-01: AG 0 0 0 0 1 0 0 4
GlobalResAllocation-COL-05-ReachabilityCardinality-03: EF 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-05-ReachabilityCardinality-04: AG 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-05-ReachabilityCardinality-05: AG 0 0 0 0 3 0 0 2
GlobalResAllocation-COL-05-ReachabilityCardinality-07: EF 0 0 0 0 2 0 0 3
GlobalResAllocation-COL-05-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 4
GlobalResAllocation-COL-05-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 135 (type EXCL) for 15 GlobalResAllocation-COL-05-ReachabilityCardinality-05
lola: time limit : 511 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 131 (type FNDP) for 15 GlobalResAllocation-COL-05-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 132 (type EQUN) for 15 GlobalResAllocation-COL-05-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 134 (type SRCH) for 15 GlobalResAllocation-COL-05-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 134 (type SRCH) for GlobalResAllocation-COL-05-ReachabilityCardinality-05
lola: result : true
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 131 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 132 (type EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 135 (type EXCL) for GlobalResAllocation-COL-05-ReachabilityCardinality-05 (obsolete)
lola: FINISHED task # 131 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-05
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-132.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 141 (type EXCL) for 24 GlobalResAllocation-COL-05-ReachabilityCardinality-08
lola: time limit : 597 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 137 (type FNDP) for 24 GlobalResAllocation-COL-05-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 138 (type EQUN) for 24 GlobalResAllocation-COL-05-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 140 (type SRCH) for 24 GlobalResAllocation-COL-05-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 140 (type SRCH) for GlobalResAllocation-COL-05-ReachabilityCardinality-08
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 137 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 138 (type EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 141 (type EXCL) for GlobalResAllocation-COL-05-ReachabilityCardinality-08 (obsolete)
lola: FINISHED task # 137 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-08
lola: result : unknown
lola: fired transitions : 1
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 138 (type EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-08
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 147 (type EXCL) for 21 GlobalResAllocation-COL-05-ReachabilityCardinality-07
lola: time limit : 716 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 143 (type FNDP) for 21 GlobalResAllocation-COL-05-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 144 (type EQUN) for 21 GlobalResAllocation-COL-05-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 146 (type SRCH) for 21 GlobalResAllocation-COL-05-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 146 (type SRCH) for GlobalResAllocation-COL-05-ReachabilityCardinality-07
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 143 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 144 (type EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 147 (type EXCL) for GlobalResAllocation-COL-05-ReachabilityCardinality-07 (obsolete)
lola: FINISHED task # 143 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-07
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 154 (type EXCL) for 12 GlobalResAllocation-COL-05-ReachabilityCardinality-04
lola: time limit : 895 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 150 (type FNDP) for 12 GlobalResAllocation-COL-05-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 151 (type EQUN) for 12 GlobalResAllocation-COL-05-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 153 (type SRCH) for 12 GlobalResAllocation-COL-05-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-144.sara.
lola: FINISHED task # 153 (type SRCH) for GlobalResAllocation-COL-05-ReachabilityCardinality-04
lola: result : true
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 150 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 151 (type EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 154 (type EXCL) for GlobalResAllocation-COL-05-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 160 (type EXCL) for 27 GlobalResAllocation-COL-05-ReachabilityCardinality-09
lola: time limit : 1193 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 156 (type FNDP) for 27 GlobalResAllocation-COL-05-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 157 (type EQUN) for 27 GlobalResAllocation-COL-05-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 159 (type SRCH) for 27 GlobalResAllocation-COL-05-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 150 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-04
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-151.sara.
lola: FINISHED task # 159 (type SRCH) for GlobalResAllocation-COL-05-ReachabilityCardinality-09
lola: result : true
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 156 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-09
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 157 (type EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 160 (type EXCL) for GlobalResAllocation-COL-05-ReachabilityCardinality-09 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 166 (type EXCL) for 9 GlobalResAllocation-COL-05-ReachabilityCardinality-03
lola: time limit : 1790 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 162 (type FNDP) for 9 GlobalResAllocation-COL-05-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 163 (type EQUN) for 9 GlobalResAllocation-COL-05-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 165 (type SRCH) for 9 GlobalResAllocation-COL-05-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 162 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-03
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 163 (type EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 165 (type SRCH) for GlobalResAllocation-COL-05-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 166 (type EXCL) for GlobalResAllocation-COL-05-ReachabilityCardinality-03 (obsolete)
lola: LAUNCH task # 173 (type EXCL) for 3 GlobalResAllocation-COL-05-ReachabilityCardinality-01
lola: time limit : 3581 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 169 (type FNDP) for 3 GlobalResAllocation-COL-05-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 170 (type EQUN) for 3 GlobalResAllocation-COL-05-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 172 (type SRCH) for 3 GlobalResAllocation-COL-05-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-157.sara.
lola: FINISHED task # 172 (type SRCH) for GlobalResAllocation-COL-05-ReachabilityCardinality-01
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 169 (type FNDP) for GlobalResAllocation-COL-05-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 170 (type EQUN) for GlobalResAllocation-COL-05-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 173 (type EXCL) for GlobalResAllocation-COL-05-ReachabilityCardinality-01 (obsolete)
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-COL-05-ReachabilityCardinality-00: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-01: AG false tandem / insertion
GlobalResAllocation-COL-05-ReachabilityCardinality-02: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-03: EF true findpath
GlobalResAllocation-COL-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-COL-05-ReachabilityCardinality-05: AG false tandem / insertion
GlobalResAllocation-COL-05-ReachabilityCardinality-06: AG true skeleton: state equation
GlobalResAllocation-COL-05-ReachabilityCardinality-07: EF true tandem / insertion
GlobalResAllocation-COL-05-ReachabilityCardinality-08: EF true tandem / insertion
GlobalResAllocation-COL-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-COL-05-ReachabilityCardinality-10: EF false skeleton: state equation
GlobalResAllocation-COL-05-ReachabilityCardinality-11: INITIAL false skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-12: EF false skeleton: tandem / insertion
GlobalResAllocation-COL-05-ReachabilityCardinality-13: INITIAL true skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-14: INITIAL true skeleton: preprocessing
GlobalResAllocation-COL-05-ReachabilityCardinality-15: AG true skeleton: tandem / insertion
Time elapsed: 20 secs. Pages in use: 5
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-COL-05"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is GlobalResAllocation-COL-05, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r118-tall-162075402400014"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-COL-05.tgz
mv GlobalResAllocation-COL-05 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;