MCC'2021- Execution of r099-smll-162075328900242

About the Execution of LoLA for GPPP-PT-C0100N0000000100

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
2747.023	3600000.00	694766.00	9129.10	?FTF???FF???FTFT	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r099-smll
Waiting for the VM to be ready (probing
...........................................
.....................
===========================================
Generated by BenchKit 2-4028
Executing tool lola
Input is GPPP-PT-C0100N0000000100,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r099-smll-16207532890
===========================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 364K
-rw-r--r-- 1 mcc users 8.2K May 5
-rw-r--r-- 1 mcc users 72K May 10
-rw-r--r-- 1 mcc users 18K May 5
-rw-r--r-- 1 mcc users 99K May 10
-rw-r--r-- 1 mcc users 4.2K May 6
-rw-r--r-- 1 mcc users 6.0K May 6
-rw-r--r-- 1 mcc users 3.3K Mar 28
-rw-r--r-- 1 mcc users 24K Mar 28
-rw-r--r-- 1 mcc users 2.9K Mar 28
-rw-r--r-- 1 mcc users 18K Mar 28
-rw-r--r-- 1 mcc users 3.4K Mar 23
-rw-r--r-- 1 mcc users 16K Mar 23
-rw-r--r-- 1 mcc users 3.6K Mar 22
-rw-r--r-- 1 mcc users 18K Mar 22
-rw-r--r-- 1 mcc users 1.7K Mar 22
-rw-r--r-- 1 mcc users 3.8K Mar 22
-rw-r--r-- 1 mcc users 6 May 5
-rw-r--r-- 1 mcc users 17 May 5
-rw-r--r-- 1 mcc users 6 May 5
-rw-r--r-- 1 mcc users 1 May 5
-rw-r--r-- 1 mcc users 21K May 5

--------------------
content from stdout:

=== Data for post analysis generated

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFi

=== Now, execution of the tool begins

BK_START 1620844080834

starting LoLA
BK_INPUT GPPP-PT-C0100N0000000100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
check_solution: Constraint R2 = 4.64316898828e-310
check_solution: Constraint R5 = 1.27319747483e-313
check_solution: Constraint R8 = 2.75859452885e-313
check_solution: Constraint R10 = 3.60739284543e-313
check_solution: Constraint R12 = 4.45619116202e-313
check_solution: Constraint R16 = 4.66839074121e-313
check_solution: Constraint R18 = 4.66839074121e-313
check_solution: Constraint R26 = 4.66839074121e-313
check_solution: Constraint R34 = 4.66839074121e-313

Seriously low accuracy found ||*||

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-01

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-15

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-14

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-13

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-12

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-08

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-07

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-03

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-02

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/executio
lola: reading pnml
lola: PNML file contains place/transition
lola: finished parsing
lola: closed net file /home/mcc/execution
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/exec
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 56 (type CNST)
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 56 (type CNST)
lola: result : true
lola: LAUNCH task # 4 (type EXCL)
lola: time limit : 81 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 4 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 72 (type EXCL)
lola: time limit : 95 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL)
lola: result : true
lola: markings :
lola: time used :
lola: memory pages used :
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 67 (type EXCL)
lola: time limit : 135 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 64 (type EXCL)
lola: time limit : 155 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL)
lola: result : true
lola: markings :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 58 (type EXCL)
lola: time limit : 162 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 58 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 52 (type EXCL)
lola: time limit : 191 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL)
lola: result : true
lola: time used :
lola: memory pages used :
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 34 (type EXCL)
lola: time limit : 250 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:
GPPP-PT-C0100N0000000100-CTLFireability-12:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 5/271

Time elapsed: 348 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:
GPPP-PT-C0100N0000000100-CTLFireability-12:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 10/271

Time elapsed: 353 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:
GPPP-PT-C0100N0000000100-CTLFireability-12:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 15/271

Time elapsed: 358 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:
GPPP-PT-C0100N0000000100-CTLFireability-12:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 20/271

Time elapsed: 363 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:
GPPP-PT-C0100N0000000100-CTLFireability-12:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 25/271

Time elapsed: 368 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:
GPPP-PT-C0100N0000000100-CTLFireability-12:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 30/271

Time elapsed: 373 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:
GPPP-PT-C0100N0000000100-CTLFireability-12:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 35/271

Time elapsed: 378 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:
GPPP-PT-C0100N0000000100-CTLFireability-12:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 40/271

Time elapsed: 383 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:
GPPP-PT-C0100N0000000100-CTLFireability-12:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 45/271

Time elapsed: 388 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:
GPPP-PT-C0100N0000000100-CTLFireability-12:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 50/271

Time elapsed: 393 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:
GPPP-PT-C0100N0000000100-CTLFireability-12:

TASK CATEGORY TYPE TIME/TLIMIT
34 CTL EXCL 55/271

Time elapsed: 398 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL)
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:
GPPP-PT-C0100N0000000100-CTLFireability-12:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 403 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL)
lola: time limit : 290 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 31 (type EXCL)
lola: time limit : 319 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 5/319

Time elapsed: 408 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 10/319

Time elapsed: 413 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 15/319

Time elapsed: 418 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 20/319

Time elapsed: 423 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
31 CTL EXCL 25/319

Time elapsed: 428 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL)
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 433 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL)
lola: time limit : 351 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 5/351

Time elapsed: 438 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 10/351

Time elapsed: 443 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 15/351

Time elapsed: 448 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 20/351

Time elapsed: 453 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 25/351

Time elapsed: 458 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 30/351

Time elapsed: 463 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 35/351

Time elapsed: 468 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
28 CTL EXCL 40/351

Time elapsed: 473 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL)
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 478 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL)
lola: time limit : 390 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 22 (type EXCL)
lola: time limit : 446 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 19 (type EXCL)
lola: time limit : 520 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 5/520

Time elapsed: 483 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 10/520

Time elapsed: 488 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 15/520

Time elapsed: 493 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
19 CTL EXCL 20/520

Time elapsed: 498 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL)
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 503 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL)
lola: time limit : 619 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 5/619

Time elapsed: 508 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 10/619

Time elapsed: 513 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 15/619

Time elapsed: 518 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 20/619

Time elapsed: 523 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 25/619

Time elapsed: 528 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 30/619

Time elapsed: 533 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 35/619

Time elapsed: 538 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 40/619

Time elapsed: 543 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 45/619

Time elapsed: 548 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 50/619

Time elapsed: 553 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 55/619

Time elapsed: 558 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL)
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 563 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL)
lola: time limit : 759 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 7 (type EXCL)
lola: time limit : 1012 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 84 (type EXCL)
lola: time limit : 1518 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
84 EFEG EXCL 5/1518

Time elapsed: 568 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
84 EFEG EXCL 10/1518

Time elapsed: 573 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
84 EFEG EXCL 15/1518

Time elapsed: 578 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
84 EFEG EXCL 20/1518

Time elapsed: 583 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 84 (type EXCL)
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 588 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL)
lola: time limit : 3012 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 5/3012

Time elapsed: 593 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 10/3012

Time elapsed: 598 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 15/3012

Time elapsed: 603 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 20/3012

Time elapsed: 608 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 25/3012

Time elapsed: 613 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 30/3012

Time elapsed: 618 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 35/3012

Time elapsed: 623 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 40/3012

Time elapsed: 628 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 45/3012

Time elapsed: 633 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 50/3012

Time elapsed: 638 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 55/3012

Time elapsed: 643 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL)
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 648 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 653 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 658 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 663 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 668 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 673 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 678 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 683 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 688 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 693 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 698 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 703 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 708 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 713 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 718 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 723 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 728 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 733 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 738 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 743 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 748 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 753 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 758 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 763 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 768 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 773 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 778 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 783 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 788 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 793 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 798 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 803 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 808 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 813 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 818 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 823 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 828 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 833 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 838 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 843 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 848 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 853 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 858 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 863 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 868 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 873 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 878 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 883 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 888 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 893 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 898 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 903 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 908 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 913 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 918 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 923 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 928 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 933 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 938 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 943 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 948 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 953 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 958 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 963 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 968 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 973 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 978 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 983 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 988 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 993 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 998 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1003 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1008 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1013 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1018 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1023 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1028 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1033 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1038 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1043 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1048 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1053 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1058 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1063 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1068 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1073 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1078 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1083 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1088 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1093 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1098 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1103 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1108 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1113 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1118 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1123 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1128 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1133 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1138 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1143 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1148 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1153 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1158 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1163 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1168 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1173 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1178 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1183 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1188 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1193 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1198 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1203 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1208 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1213 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1219 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1224 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1229 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1234 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1239 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1244 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1249 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1254 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1259 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1264 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1269 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1274 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1279 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1284 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1289 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1294 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1299 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1304 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1309 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1314 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1319 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1324 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1329 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1334 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1339 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1344 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1349 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1354 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1359 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1364 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1369 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1374 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1379 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1384 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1389 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1394 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1399 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1404 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1409 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1414 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1419 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1424 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1429 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1434 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1439 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1444 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1449 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1454 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1459 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1464 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1469 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1474 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1479 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1484 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1489 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1494 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1499 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1504 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1509 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1514 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1519 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1524 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1529 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1534 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1539 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1544 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1549 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1554 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1559 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1564 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1569 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1574 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1579 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1584 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1589 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1594 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1599 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1604 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1609 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1614 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1619 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1624 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1629 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1634 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1639 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1644 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1649 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1654 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1659 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1664 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1669 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1674 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1679 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1684 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1689 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1694 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1699 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1704 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1709 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1714 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1719 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1724 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1729 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1734 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1739 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1744 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1749 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1754 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1759 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1764 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1769 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1774 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1779 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1784 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1789 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1794 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1799 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1804 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1809 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1814 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1819 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1824 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1829 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1834 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1839 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1844 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1849 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1854 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1859 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1864 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1869 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1874 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1879 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1884 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1889 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1894 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1899 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1904 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1909 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1914 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1919 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1924 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1929 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1934 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1939 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1944 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1949 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1954 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1959 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1964 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1969 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1974 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1979 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1984 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1989 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1994 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1999 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2004 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2009 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2014 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2019 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2024 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2029 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2034 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2039 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2044 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2049 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2054 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2059 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2064 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2069 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2074 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2079 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2084 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2089 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2094 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2099 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2104 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2109 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2114 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2119 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2124 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2129 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2134 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2139 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2144 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2149 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2154 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2159 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2164 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2169 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2174 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2179 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2184 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2189 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2194 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2199 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2204 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2209 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2214 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2219 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2224 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2229 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2234 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2239 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2244 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2249 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2254 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2259 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2264 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2269 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2274 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2279 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2284 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2289 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2294 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2299 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2304 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2309 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2314 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2319 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2324 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2329 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2334 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2339 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2344 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2349 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2354 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2359 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2364 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2369 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2374 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2379 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2384 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2389 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2394 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2399 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2404 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2409 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2414 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2419 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2424 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2429 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2434 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2439 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2444 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2449 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2454 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2459 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2464 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2469 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2474 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2479 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2484 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2489 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2494 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2499 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2504 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2509 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2514 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2519 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2524 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2529 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2534 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2539 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2544 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2549 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2554 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2559 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2564 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2569 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2574 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2579 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2584 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2589 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2594 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2599 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2604 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2609 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2614 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2619 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2624 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2629 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2634 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2639 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2644 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2649 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2654 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2659 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2664 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2669 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2674 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2679 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2684 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2689 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2694 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2699 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2704 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2709 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2714 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2719 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2724 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2729 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2734 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2739 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2744 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2749 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2754 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2759 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2764 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2769 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2774 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2779 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2784 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2789 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2794 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2799 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2804 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2809 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2814 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2819 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2824 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2829 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2834 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2839 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2844 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2849 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2854 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2859 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2864 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2869 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2874 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2879 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2884 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2889 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2894 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2899 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2904 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2909 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2914 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:
GPPP-PT-C0100N0000000100-CTLFireability-03:
GPPP-PT-C0100N0000000100-CTLFireability-07:
GPPP-PT-C0100N0000000100-CTLFireability-08:
GPPP-PT-C0100N0000000100-CTLFireability-12:
GPPP-PT-C0100N0000000100-CTLFireability-13:
GPPP-PT-C0100N0000000100-CTLFireability-14:
GPPP-PT-C0100N0000000100-CTLFireability-15:

PENDING FORMULAS: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-00:
GPPP-PT-C0100N0000000100-CTLFireability-04:
GPPP-PT-C0100N0000000100-CTLFireability-05:
GPPP-PT-C0100N0000000100-CTLFireability-06:
GPPP-PT-C0100N0000000100-CTLFireability-09:
GPPP-PT-C0100N0000000100-CTLFireability-10:
GPPP-PT-C0100N0000000100-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2919 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
GPPP-PT-C0100N0000000100-CTLFireability-01:
GPPP-PT-C0100N0000000100-CTLFireability-02:

========== file over 1MB has been
retrieve it from the run archives if needed
-162075328900242.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ssh) ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... .......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... ========================== examination is CTLFireability 0242 ========================== 16:58 CTLCardinality.txt 09:43 CTLCardinality.xml 16:58 CTLFireability.txt 09:43 CTLFireability.xml 14:48 GenericPropertiesDefinition.xml 14:48 GenericPropertiesVerdict.xml 16:13 LTLCardinality.txt 16:13 LTLCardinality.xml 16:13 LTLFireability.txt 16:13 LTLFireability.xml 11:24 ReachabilityCardinality.txt 11:24 ReachabilityCardinality.xml 19:56 ReachabilityFireability.txt 19:56 ReachabilityFireability.xml 09:15 UpperBounds.txt 09:15 UpperBounds.xml 16:51 equiv_col 16:51 instance 16:51 iscolored 16:51 large_marking 16:51 model.pnml by BenchKit (invocation template) result vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 is above its equality of -100 is above its equality of -400 is above its equality of -200 is above its equality of -300 is above its equality of -700 is above its equality of -200 is above its equality of -1 is above its equality of -200 is below its lower bound 1 = 700 (rel. error 1) FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT n/model.pnml net /model.pnml ution/CTLFireability.xml rite.k:457 rite.k:322 rite.k:331 rite.k:322 rite.k:334 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:553 rite.k:553 rite.k:553 rite.k:451 rite.k:317 rite.k:296 rite.k:325 rite.k:331 rite.k:296 rite.k:394 rite.k:325 rite.k:334 rite.k:322 rite.k:328 rite.k:296 rite.k:397 rite.k:391 rite.k:317 rite.k:314 rite.k:325 rite.k:331 rite.k:296 rite.k:322 rite.k:331 rite.k:296 rite.k:314 rite.k:296 rite.k:325 rite.k:337 rite.k:296 rite.k:322 rite.k:334 rite.k:296 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:325 rite.k:328 rite.k:325 rite.k:337 rite.k:317 rite.k:325 rite.k:334 rite.k:325 rite.k:334 rite.k:296 rite.k:296 rite.k:314 rite.k:296 rite.k:322 rite.k:340 rite.k:299 rite.k:299 rite.k:544 rite.k:397 rite.k:322 rite.k:334 rite.k:322 rite.k:328 rite.k:296 rite.k:550 rite.k:314 rite.k:325 rite.k:328 rite.k:296 rite.k:314 rite.k:322 rite.k:334 rite.k:296 rite.k:322 rite.k:334 rite.k:322 rite.k:334 rite.k:296 rite.k:451 rite.k:460 rite.k:253 rite.k:475 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:478 rite.k:448 rite.k:322 rite.k:334 rite.k:317 rite.k:325 rite.k:331 rite.k:322 rite.k:340 rite.k:299 rite.k:299 rite.k:314 rite.k:322 rite.k:328 rite.k:296 rite.k:325 rite.k:331 rite.k:322 rite.k:340 rite.k:299 rite.k:299 rite.k:553 rite.k:253 rite.k:553 rite.k:253 rite.k:478 rite.k:253 rite.k:253 rite.k:325 rite.k:334 rite.k:322 rite.k:331 rite.k:317 rite.k:296 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:314 rite.k:296 rite.k:317 rite.k:325 rite.k:328 rite.k:296 rite.k:296 rite.k:547 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:322 rite.k:340 rite.k:299 rite.k:299 rite.k:314 rite.k:296 rite.k:314 rite.k:322 rite.k:328 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:253 rite.k:553 rite.k:553 rite.k:553 places removed rite.k:809 rite.k:813 rite.k:806 rite.k:814 rite.k:807 rite.k:807 rite.k:808 rite.k:807 rite.k:814 rite.k:807 rite.k:810 rite.k:806 rite.k:807 for 39 GPPP-PT-C0100N0000000100-CTLFireability-13 for GPPP-PT-C0100N0000000100-CTLFireability-13 for 3 GPPP-PT-C0100N0000000100-CTLFireability-01 rite.k:807 rite.k:813 rite.k:812 rite.k:806 rite.k:813 rite.k:812 rite.k:814 rite.k:814 rite.k:812 rite.k:812 for GPPP-PT-C0100N0000000100-CTLFireability-01 4504 9846 0.000000 1 rite.k:809 rite.k:815 rite.k:811 rite.k:812 rite.k:806 rite.k:813 rite.k:813 rite.k:806 rite.k:806 rite.k:813 rite.k:806 rite.k:807 rite.k:811 rite.k:812 rite.k:814 rite.k:806 rite.k:813 rite.k:813 rite.k:809 rite.k:806 rite.k:807 rite.k:813 rite.k:809 rite.k:807 rite.k:811 rite.k:815 rite.k:808 rite.k:812 rite.k:714 rite.k:812 rite.k:807 rite.k:808 rite.k:809 rite.k:807 rite.k:807 rite.k:807 rite.k:811 rite.k:811 rite.k:808 rite.k:809 rite.k:807 for 69 GPPP-PT-C0100N0000000100-CTLFireability-15 for GPPP-PT-C0100N0000000100-CTLFireability-15 1 0.000000 1 for 66 GPPP-PT-C0100N0000000100-CTLFireability-14 for GPPP-PT-C0100N0000000100-CTLFireability-14 1 1 0.000000 1 rite.k:807 rite.k:812 rite.k:807 for 39 GPPP-PT-C0100N0000000100-CTLFireability-13 for GPPP-PT-C0100N0000000100-CTLFireability-13 1 0.000000 1 for 39 GPPP-PT-C0100N0000000100-CTLFireability-13 rite.k:809 rite.k:806 rite.k:811 rite.k:807 for GPPP-PT-C0100N0000000100-CTLFireability-13 820 820 0.000000 1 for 39 GPPP-PT-C0100N0000000100-CTLFireability-13 for GPPP-PT-C0100N0000000100-CTLFireability-13 0.000000 1 for 33 GPPP-PT-C0100N0000000100-CTLFireability-11 rite.k:809 rite.k:813 rite.k:806 rite.k:809 rite.k:813 rite.k:807 rite.k:808 rite.k:811 rite.k:808 rite.k:808 rite.k:812 rite.k:814 rite.k:813 rite.k:809 rite.k:814 rite.k:806 rite.k:814 rite.k:807 rite.k:812 rite.k:807 rite.k:813 rite.k:807 rite.k:734 rite.k:787 rite.k:811 rite.k:806 rite.k:807 rite.k:808 rite.k:811 rite.k:813 rite.k:808 rite.k:807 rite.k:815 rite.k:806 rite.k:811 rite.k:807 rite.k:807 rite.k:807 rite.k:806 rite.k:812 rite.k:814 rite.k:813 rite.k:813 rite.k:814 rite.k:809 VALUE PRODUCED BY CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 GPPP-PT-C0100N0000000100-CTLFireability-11 691384 m, 138276 m/sec, 5829940 t fired, . VALUE PRODUCED BY CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 GPPP-PT-C0100N0000000100-CTLFireability-11 1312496 m, 124222 m/sec, 11343812 t fired, . VALUE PRODUCED BY CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 GPPP-PT-C0100N0000000100-CTLFireability-11 2004524 m, 138405 m/sec, 17445096 t fired, . VALUE PRODUCED BY CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 GPPP-PT-C0100N0000000100-CTLFireability-11 2667607 m, 132616 m/sec, 23347517 t fired, . in use: 12 VALUE PRODUCED BY CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 GPPP-PT-C0100N0000000100-CTLFireability-11 3322882 m, 131055 m/sec, 29174157 t fired, . in use: 14 VALUE PRODUCED BY CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 GPPP-PT-C0100N0000000100-CTLFireability-11 3980797 m, 131583 m/sec, 34976134 t fired, . in use: 17 VALUE PRODUCED BY CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 GPPP-PT-C0100N0000000100-CTLFireability-11 4628320 m, 129504 m/sec, 40722560 t fired, . in use: 20 VALUE PRODUCED BY CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 GPPP-PT-C0100N0000000100-CTLFireability-11 5190102 m, 112356 m/sec, 45699598 t fired, . in use: 22 VALUE PRODUCED BY CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 GPPP-PT-C0100N0000000100-CTLFireability-11 5821451 m, 126269 m/sec, 51327918 t fired, . in use: 25 VALUE PRODUCED BY CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 GPPP-PT-C0100N0000000100-CTLFireability-11 6448845 m, 125478 m/sec, 56896483 t fired, . in use: 28 VALUE PRODUCED BY CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 GPPP-PT-C0100N0000000100-CTLFireability-11 7085277 m, 127286 m/sec, 62508665 t fired, . in use: 30 for GPPP-PT-C0100N0000000100-CTLFireability-11 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 36 GPPP-PT-C0100N0000000100-CTLFireability-12 for GPPP-PT-C0100N0000000100-CTLFireability-12 3970 10713 0.000000 1 for 30 GPPP-PT-C0100N0000000100-CTLFireability-10 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 GPPP-PT-C0100N0000000100-CTLFireability-10 1487912 m, 297582 m/sec, 4929253 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 GPPP-PT-C0100N0000000100-CTLFireability-10 2942060 m, 290829 m/sec, 10003355 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 GPPP-PT-C0100N0000000100-CTLFireability-10 4357720 m, 283132 m/sec, 15011437 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 GPPP-PT-C0100N0000000100-CTLFireability-10 5746046 m, 277665 m/sec, 19935691 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 GPPP-PT-C0100N0000000100-CTLFireability-10 7115261 m, 273843 m/sec, 24825455 t fired, . in use: 32 for GPPP-PT-C0100N0000000100-CTLFireability-10 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 27 GPPP-PT-C0100N0000000100-CTLFireability-09 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 GPPP-PT-C0100N0000000100-CTLFireability-09 936317 m, 187263 m/sec, 4939560 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 GPPP-PT-C0100N0000000100-CTLFireability-09 1797846 m, 172305 m/sec, 9606089 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 GPPP-PT-C0100N0000000100-CTLFireability-09 2700308 m, 180492 m/sec, 14525770 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 GPPP-PT-C0100N0000000100-CTLFireability-09 3591697 m, 178277 m/sec, 19391769 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 GPPP-PT-C0100N0000000100-CTLFireability-09 4424386 m, 166537 m/sec, 23952888 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 GPPP-PT-C0100N0000000100-CTLFireability-09 5196267 m, 154376 m/sec, 28181060 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 GPPP-PT-C0100N0000000100-CTLFireability-09 6065814 m, 173909 m/sec, 32949884 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 GPPP-PT-C0100N0000000100-CTLFireability-09 6931541 m, 173145 m/sec, 37701133 t fired, . in use: 32 for GPPP-PT-C0100N0000000100-CTLFireability-09 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 24 GPPP-PT-C0100N0000000100-CTLFireability-08 for GPPP-PT-C0100N0000000100-CTLFireability-08 6289 25038 0.000000 1 for 21 GPPP-PT-C0100N0000000100-CTLFireability-07 for GPPP-PT-C0100N0000000100-CTLFireability-07 5321 8604 0.000000 1 for 18 GPPP-PT-C0100N0000000100-CTLFireability-06 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 GPPP-PT-C0100N0000000100-CTLFireability-06 1919876 m, 383975 m/sec, 4454747 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 GPPP-PT-C0100N0000000100-CTLFireability-06 3772063 m, 370437 m/sec, 8933814 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 GPPP-PT-C0100N0000000100-CTLFireability-06 5452822 m, 336151 m/sec, 13063880 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 GPPP-PT-C0100N0000000100-CTLFireability-06 7283164 m, 366068 m/sec, 17539093 t fired, . in use: 32 for GPPP-PT-C0100N0000000100-CTLFireability-06 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 12 GPPP-PT-C0100N0000000100-CTLFireability-04 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 GPPP-PT-C0100N0000000100-CTLFireability-04 693857 m, 138771 m/sec, 5868958 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 GPPP-PT-C0100N0000000100-CTLFireability-04 1406600 m, 142548 m/sec, 12188697 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 GPPP-PT-C0100N0000000100-CTLFireability-04 2106760 m, 140032 m/sec, 18436388 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 GPPP-PT-C0100N0000000100-CTLFireability-04 2770283 m, 132704 m/sec, 24344785 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 GPPP-PT-C0100N0000000100-CTLFireability-04 3466971 m, 139337 m/sec, 30517973 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 GPPP-PT-C0100N0000000100-CTLFireability-04 4138071 m, 134220 m/sec, 36517317 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 GPPP-PT-C0100N0000000100-CTLFireability-04 4820429 m, 136471 m/sec, 42559966 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 GPPP-PT-C0100N0000000100-CTLFireability-04 5490601 m, 134034 m/sec, 48531560 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 GPPP-PT-C0100N0000000100-CTLFireability-04 6144107 m, 130701 m/sec, 54361277 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 GPPP-PT-C0100N0000000100-CTLFireability-04 6812613 m, 133701 m/sec, 60283413 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 GPPP-PT-C0100N0000000100-CTLFireability-04 7468905 m, 131258 m/sec, 66121105 t fired, . in use: 32 for GPPP-PT-C0100N0000000100-CTLFireability-04 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 9 GPPP-PT-C0100N0000000100-CTLFireability-03 for GPPP-PT-C0100N0000000100-CTLFireability-03 4495 5325 0.000000 1 for 6 GPPP-PT-C0100N0000000100-CTLFireability-02 for GPPP-PT-C0100N0000000100-CTLFireability-02 6094 20539 0.000000 1 for 0 GPPP-PT-C0100N0000000100-CTLFireability-00 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 GPPP-PT-C0100N0000000100-CTLFireability-00 1989741 m, 397948 m/sec, 3929555 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 GPPP-PT-C0100N0000000100-CTLFireability-00 3993918 m, 400835 m/sec, 7901208 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 GPPP-PT-C0100N0000000100-CTLFireability-00 5896154 m, 380447 m/sec, 11673921 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 GPPP-PT-C0100N0000000100-CTLFireability-00 7743983 m, 369565 m/sec, 15336100 t fired, . in use: 32 for GPPP-PT-C0100N0000000100-CTLFireability-00 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 15 GPPP-PT-C0100N0000000100-CTLFireability-05 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 GPPP-PT-C0100N0000000100-CTLFireability-05 654782 m, 130956 m/sec, 5442160 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 GPPP-PT-C0100N0000000100-CTLFireability-05 1335730 m, 136189 m/sec, 11520073 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 GPPP-PT-C0100N0000000100-CTLFireability-05 1967041 m, 126262 m/sec, 17106323 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 GPPP-PT-C0100N0000000100-CTLFireability-05 2636544 m, 133900 m/sec, 23065352 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 GPPP-PT-C0100N0000000100-CTLFireability-05 3265135 m, 125718 m/sec, 28681548 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 GPPP-PT-C0100N0000000100-CTLFireability-05 3915194 m, 130011 m/sec, 34456487 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 GPPP-PT-C0100N0000000100-CTLFireability-05 4573019 m, 131565 m/sec, 40287130 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 GPPP-PT-C0100N0000000100-CTLFireability-05 5217214 m, 128839 m/sec, 46032889 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 GPPP-PT-C0100N0000000100-CTLFireability-05 5849969 m, 126551 m/sec, 51677838 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 GPPP-PT-C0100N0000000100-CTLFireability-05 6485929 m, 127192 m/sec, 57314746 t fired, . in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 GPPP-PT-C0100N0000000100-CTLFireability-05 7122217 m, 127257 m/sec, 62964641 t fired, . in use: 32 for GPPP-PT-C0100N0000000100-CTLFireability-05 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker DISJ true DISJ CTL false CTL model checker DISJ true state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS AGAF 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker truncated ======

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C0100N0000000100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is GPPP-PT-C0100N0000000100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r099-smll-162075328900242"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C0100N0000000100.tgz
mv GPPP-PT-C0100N0000000100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;