About the Execution of LoLA for FlexibleBarrier-PT-18a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 8522.315 | 392343.00 | 386914.00 | 1052.50 | FT????FTFFTFTTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r099-smll-162075328700114.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is FlexibleBarrier-PT-18a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r099-smll-162075328700114
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 572K
-rw-r--r-- 1 mcc users 8.5K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.2K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 72K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Mar 28 16:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 16:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 16:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.2K Mar 23 11:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 15K Mar 23 11:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Mar 22 19:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 19K Mar 22 19:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 4 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 265K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-00
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-01
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-02
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-03
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-04
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-05
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-06
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-07
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-08
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-09
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-10
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-11
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-12
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-13
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-14
FORMULA_NAME FlexibleBarrier-PT-18a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620801045642
starting LoLA
BK_INPUT FlexibleBarrier-PT-18a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA FlexibleBarrier-PT-18a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620801437985
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 60 (type SKEL/SRCH) for 28 FlexibleBarrier-PT-18a-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SKEL/SRCH) for FlexibleBarrier-PT-18a-CTLFireability-08
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 51 (type EXCL) for 50 FlexibleBarrier-PT-18a-CTLFireability-14
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 63 (type FNDP) for 53 FlexibleBarrier-PT-18a-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 53 FlexibleBarrier-PT-18a-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 66 (type SRCH) for 53 FlexibleBarrier-PT-18a-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 51 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-14
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 65 (type EXCL) for 53 FlexibleBarrier-PT-18a-CTLFireability-15
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type SRCH) for FlexibleBarrier-PT-18a-CTLFireability-15
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 63 (type FNDP) for FlexibleBarrier-PT-18a-CTLFireability-15
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 64 (type EQUN) for FlexibleBarrier-PT-18a-CTLFireability-15 (obsolete)
lola: CANCELED task # 65 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-15 (obsolete)
lola: LAUNCH task # 23 (type EXCL) for 22 FlexibleBarrier-PT-18a-CTLFireability-06
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EQUN) for FlexibleBarrier-PT-18a-CTLFireability-15
lola: result : unknown
lola: FINISHED task # 23 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-06
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 25 FlexibleBarrier-PT-18a-CTLFireability-07
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-07
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 6 (type EXCL) for 3 FlexibleBarrier-PT-18a-CTLFireability-01
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 6 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-01
lola: result : true
lola: markings : 566
lola: fired transitions : 2142
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 39 (type EXCL) for 38 FlexibleBarrier-PT-18a-CTLFireability-10
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 39 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-10
lola: result : true
lola: markings : 6
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 FlexibleBarrier-PT-18a-CTLFireability-13
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-13
lola: result : true
lola: markings : 2
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 FlexibleBarrier-PT-18a-CTLFireability-11
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-11
lola: result : false
lola: markings : 4
lola: fired transitions : 21
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 FlexibleBarrier-PT-18a-CTLFireability-04
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 4/449 2/32 FlexibleBarrier-PT-18a-CTLFireability-04 400592 m, 80118 m/sec, 1829227 t fired, .
Time elapsed: 7 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 9/449 4/32 FlexibleBarrier-PT-18a-CTLFireability-04 873818 m, 94645 m/sec, 4046186 t fired, .
Time elapsed: 12 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 14/449 6/32 FlexibleBarrier-PT-18a-CTLFireability-04 1323066 m, 89849 m/sec, 6200248 t fired, .
Time elapsed: 17 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 19/449 8/32 FlexibleBarrier-PT-18a-CTLFireability-04 1834663 m, 102319 m/sec, 8551767 t fired, .
Time elapsed: 22 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 24/449 10/32 FlexibleBarrier-PT-18a-CTLFireability-04 2309374 m, 94942 m/sec, 10796276 t fired, .
Time elapsed: 27 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 29/449 12/32 FlexibleBarrier-PT-18a-CTLFireability-04 2822011 m, 102527 m/sec, 13152114 t fired, .
Time elapsed: 32 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 34/449 14/32 FlexibleBarrier-PT-18a-CTLFireability-04 3299740 m, 95545 m/sec, 15389125 t fired, .
Time elapsed: 37 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 39/449 17/32 FlexibleBarrier-PT-18a-CTLFireability-04 3786323 m, 97316 m/sec, 17694414 t fired, .
Time elapsed: 42 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 44/449 19/32 FlexibleBarrier-PT-18a-CTLFireability-04 4331526 m, 109040 m/sec, 20060473 t fired, .
Time elapsed: 47 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 49/449 21/32 FlexibleBarrier-PT-18a-CTLFireability-04 4865540 m, 106802 m/sec, 22351292 t fired, .
Time elapsed: 52 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 54/449 23/32 FlexibleBarrier-PT-18a-CTLFireability-04 5409890 m, 108870 m/sec, 24637360 t fired, .
Time elapsed: 57 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 59/449 26/32 FlexibleBarrier-PT-18a-CTLFireability-04 5930625 m, 104147 m/sec, 26824575 t fired, .
Time elapsed: 62 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 64/449 28/32 FlexibleBarrier-PT-18a-CTLFireability-04 6492337 m, 112342 m/sec, 29149944 t fired, .
Time elapsed: 67 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 69/449 30/32 FlexibleBarrier-PT-18a-CTLFireability-04 6995603 m, 100653 m/sec, 31235781 t fired, .
Time elapsed: 72 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 74/449 32/32 FlexibleBarrier-PT-18a-CTLFireability-04 7535468 m, 107973 m/sec, 33468717 t fired, .
Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ 0 1 0 0 3 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 FlexibleBarrier-PT-18a-CTLFireability-12
lola: time limit : 502 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-12
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 FlexibleBarrier-PT-18a-CTLFireability-09
lola: time limit : 586 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-09
lola: result : false
lola: markings : 22
lola: fired transitions : 168
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 28 FlexibleBarrier-PT-18a-CTLFireability-08
lola: time limit : 703 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-08
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 FlexibleBarrier-PT-18a-CTLFireability-02
lola: time limit : 879 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/879 3/32 FlexibleBarrier-PT-18a-CTLFireability-02 609476 m, 121895 m/sec, 2125675 t fired, .
Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/879 5/32 FlexibleBarrier-PT-18a-CTLFireability-02 1056119 m, 89328 m/sec, 4195245 t fired, .
Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/879 7/32 FlexibleBarrier-PT-18a-CTLFireability-02 1450634 m, 78903 m/sec, 6227162 t fired, .
Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/879 8/32 FlexibleBarrier-PT-18a-CTLFireability-02 1791649 m, 68203 m/sec, 8116850 t fired, .
Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 25/879 9/32 FlexibleBarrier-PT-18a-CTLFireability-02 2107813 m, 63232 m/sec, 10061295 t fired, .
Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 30/879 11/32 FlexibleBarrier-PT-18a-CTLFireability-02 2472999 m, 73037 m/sec, 12047862 t fired, .
Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 35/879 12/32 FlexibleBarrier-PT-18a-CTLFireability-02 2771781 m, 59756 m/sec, 13995170 t fired, .
Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 40/879 14/32 FlexibleBarrier-PT-18a-CTLFireability-02 3110404 m, 67724 m/sec, 15979865 t fired, .
Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 45/879 15/32 FlexibleBarrier-PT-18a-CTLFireability-02 3446942 m, 67307 m/sec, 17953305 t fired, .
Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 50/879 17/32 FlexibleBarrier-PT-18a-CTLFireability-02 3929012 m, 96414 m/sec, 20039587 t fired, .
Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 55/879 19/32 FlexibleBarrier-PT-18a-CTLFireability-02 4458870 m, 105971 m/sec, 22153752 t fired, .
Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 60/879 21/32 FlexibleBarrier-PT-18a-CTLFireability-02 4891170 m, 86460 m/sec, 24201971 t fired, .
Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 65/879 23/32 FlexibleBarrier-PT-18a-CTLFireability-02 5239629 m, 69691 m/sec, 26154292 t fired, .
Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 70/879 24/32 FlexibleBarrier-PT-18a-CTLFireability-02 5600828 m, 72239 m/sec, 28120300 t fired, .
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 75/879 26/32 FlexibleBarrier-PT-18a-CTLFireability-02 5913445 m, 62523 m/sec, 30048970 t fired, .
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 80/879 28/32 FlexibleBarrier-PT-18a-CTLFireability-02 6473940 m, 112099 m/sec, 32195678 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 85/879 30/32 FlexibleBarrier-PT-18a-CTLFireability-02 6947357 m, 94683 m/sec, 34270179 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 90/879 32/32 FlexibleBarrier-PT-18a-CTLFireability-02 7322503 m, 75029 m/sec, 36260479 t fired, .
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 FlexibleBarrier-PT-18a-CTLFireability-00
lola: time limit : 1141 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-00
lola: result : false
lola: markings : 95
lola: fired transitions : 639
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 FlexibleBarrier-PT-18a-CTLFireability-03
lola: time limit : 1711 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/1711 2/32 FlexibleBarrier-PT-18a-CTLFireability-03 408823 m, 81764 m/sec, 3258031 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/1711 4/32 FlexibleBarrier-PT-18a-CTLFireability-03 838376 m, 85910 m/sec, 6588514 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/1711 6/32 FlexibleBarrier-PT-18a-CTLFireability-03 1249321 m, 82189 m/sec, 9673175 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 20/1711 8/32 FlexibleBarrier-PT-18a-CTLFireability-03 1839282 m, 117992 m/sec, 13174255 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 25/1711 10/32 FlexibleBarrier-PT-18a-CTLFireability-03 2272063 m, 86556 m/sec, 16474431 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 30/1711 13/32 FlexibleBarrier-PT-18a-CTLFireability-03 2904748 m, 126537 m/sec, 19912752 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 35/1711 16/32 FlexibleBarrier-PT-18a-CTLFireability-03 3561007 m, 131251 m/sec, 23271899 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 40/1711 18/32 FlexibleBarrier-PT-18a-CTLFireability-03 4187352 m, 125269 m/sec, 26736172 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 45/1711 21/32 FlexibleBarrier-PT-18a-CTLFireability-03 4803092 m, 123148 m/sec, 29848890 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 50/1711 23/32 FlexibleBarrier-PT-18a-CTLFireability-03 5431012 m, 125584 m/sec, 32532759 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 55/1711 26/32 FlexibleBarrier-PT-18a-CTLFireability-03 6049947 m, 123787 m/sec, 35253850 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 60/1711 29/32 FlexibleBarrier-PT-18a-CTLFireability-03 6659741 m, 121958 m/sec, 37896828 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 65/1711 31/32 FlexibleBarrier-PT-18a-CTLFireability-03 7301176 m, 128287 m/sec, 40587927 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 FlexibleBarrier-PT-18a-CTLFireability-05
lola: time limit : 3353 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/3353 1/32 FlexibleBarrier-PT-18a-CTLFireability-05 224017 m, 44803 m/sec, 2791037 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/3353 2/32 FlexibleBarrier-PT-18a-CTLFireability-05 455447 m, 46286 m/sec, 5709585 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/3353 3/32 FlexibleBarrier-PT-18a-CTLFireability-05 686895 m, 46289 m/sec, 8589109 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/3353 4/32 FlexibleBarrier-PT-18a-CTLFireability-05 916902 m, 46001 m/sec, 11490602 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/3353 5/32 FlexibleBarrier-PT-18a-CTLFireability-05 1149283 m, 46476 m/sec, 14411804 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 30/3353 6/32 FlexibleBarrier-PT-18a-CTLFireability-05 1373329 m, 44809 m/sec, 17282770 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 35/3353 7/32 FlexibleBarrier-PT-18a-CTLFireability-05 1603665 m, 46067 m/sec, 20098883 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 40/3353 8/32 FlexibleBarrier-PT-18a-CTLFireability-05 1833573 m, 45981 m/sec, 22958764 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 45/3353 9/32 FlexibleBarrier-PT-18a-CTLFireability-05 2059771 m, 45239 m/sec, 25821149 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 50/3353 10/32 FlexibleBarrier-PT-18a-CTLFireability-05 2287360 m, 45517 m/sec, 28640049 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 55/3353 11/32 FlexibleBarrier-PT-18a-CTLFireability-05 2509789 m, 44485 m/sec, 31501831 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 60/3353 12/32 FlexibleBarrier-PT-18a-CTLFireability-05 2737351 m, 45512 m/sec, 34366804 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 65/3353 13/32 FlexibleBarrier-PT-18a-CTLFireability-05 2962254 m, 44980 m/sec, 37220673 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 70/3353 14/32 FlexibleBarrier-PT-18a-CTLFireability-05 3186641 m, 44877 m/sec, 40057892 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 75/3353 15/32 FlexibleBarrier-PT-18a-CTLFireability-05 3415521 m, 45776 m/sec, 42944907 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 80/3353 16/32 FlexibleBarrier-PT-18a-CTLFireability-05 3650049 m, 46905 m/sec, 45808969 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 85/3353 17/32 FlexibleBarrier-PT-18a-CTLFireability-05 3882520 m, 46494 m/sec, 48664239 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 90/3353 18/32 FlexibleBarrier-PT-18a-CTLFireability-05 4096569 m, 42809 m/sec, 51360863 t fired, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 95/3353 19/32 FlexibleBarrier-PT-18a-CTLFireability-05 4378986 m, 56483 m/sec, 54170427 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 100/3353 20/32 FlexibleBarrier-PT-18a-CTLFireability-05 4725876 m, 69378 m/sec, 56534843 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 105/3353 22/32 FlexibleBarrier-PT-18a-CTLFireability-05 5073585 m, 69541 m/sec, 58969275 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 110/3353 23/32 FlexibleBarrier-PT-18a-CTLFireability-05 5422431 m, 69769 m/sec, 61452977 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 115/3353 25/32 FlexibleBarrier-PT-18a-CTLFireability-05 5762864 m, 68086 m/sec, 63892387 t fired, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 120/3353 26/32 FlexibleBarrier-PT-18a-CTLFireability-05 6114009 m, 70229 m/sec, 66302391 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 125/3353 28/32 FlexibleBarrier-PT-18a-CTLFireability-05 6462086 m, 69615 m/sec, 68758820 t fired, .
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 130/3353 29/32 FlexibleBarrier-PT-18a-CTLFireability-05 6815879 m, 70758 m/sec, 71166851 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 135/3353 31/32 FlexibleBarrier-PT-18a-CTLFireability-05 7167621 m, 70348 m/sec, 73495367 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 140/3353 32/32 FlexibleBarrier-PT-18a-CTLFireability-05 7526050 m, 71685 m/sec, 75785118 t fired, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for FlexibleBarrier-PT-18a-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-18a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-18a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-18a-CTLFireability-00: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-01: DISJ true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-02: CTL unknown AGGR
FlexibleBarrier-PT-18a-CTLFireability-03: CTL unknown AGGR
FlexibleBarrier-PT-18a-CTLFireability-04: CTL unknown AGGR
FlexibleBarrier-PT-18a-CTLFireability-05: CTL unknown AGGR
FlexibleBarrier-PT-18a-CTLFireability-06: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-07: F true state space / EG
FlexibleBarrier-PT-18a-CTLFireability-08: DISJ false DISJ
FlexibleBarrier-PT-18a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-10: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-18a-CTLFireability-14: EG false state space / EG
FlexibleBarrier-PT-18a-CTLFireability-15: CONJ false findpath
Time elapsed: 392 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-18a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is FlexibleBarrier-PT-18a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r099-smll-162075328700114"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-18a.tgz
mv FlexibleBarrier-PT-18a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;