About the Execution of LoLA for FlexibleBarrier-PT-12a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7533.964 | 296639.00 | 283677.00 | 709.00 | ?T?TT?????FFFFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r099-smll-162075328700066.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is FlexibleBarrier-PT-12a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r099-smll-162075328700066
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 14K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 140K May 10 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.0K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 79K May 10 09:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.0K Mar 28 16:11 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Mar 28 16:11 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Mar 28 16:11 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 28 16:11 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.2K Mar 23 11:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 15K Mar 23 11:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Mar 22 19:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 12K Mar 22 19:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 4 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 128K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-00
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-01
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-02
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-03
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-04
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-05
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-06
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-07
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-08
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-09
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-10
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-11
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-12
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-13
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-14
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620783434609
starting LoLA
BK_INPUT FlexibleBarrier-PT-12a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA FlexibleBarrier-PT-12a-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-12a-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-12a-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-12a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-12a-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-12a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-12a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-12a-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-12a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620783731248
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 49 (type SKEL/FNDP) for 12 FlexibleBarrier-PT-12a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SKEL/EQUN) for 12 FlexibleBarrier-PT-12a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SKEL/SRCH) for 12 FlexibleBarrier-PT-12a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SKEL/SRCH) for 12 FlexibleBarrier-PT-12a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/CTLFireability-50.sara.
lola: FINISHED task # 52 (type SKEL/SRCH) for FlexibleBarrier-PT-12a-CTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 49 (type SKEL/FNDP) for FlexibleBarrier-PT-12a-CTLFireability-04
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 50 (type EQUN) for FlexibleBarrier-PT-12a-CTLFireability-04 (obsolete)
lola: CANCELED task # 51 (type SRCH) for FlexibleBarrier-PT-12a-CTLFireability-04 (obsolete)
lola: FINISHED task # 50 (type SKEL/EQUN) for FlexibleBarrier-PT-12a-CTLFireability-04
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 10 (type EXCL) for 9 FlexibleBarrier-PT-12a-CTLFireability-03
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 53 (type FNDP) for 12 FlexibleBarrier-PT-12a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type EQUN) for 12 FlexibleBarrier-PT-12a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type SRCH) for 12 FlexibleBarrier-PT-12a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 53 (type FNDP) for FlexibleBarrier-PT-12a-CTLFireability-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 54 (type EQUN) for FlexibleBarrier-PT-12a-CTLFireability-04 (obsolete)
lola: CANCELED task # 56 (type SRCH) for FlexibleBarrier-PT-12a-CTLFireability-04 (obsolete)
lola: FINISHED task # 56 (type SRCH) for FlexibleBarrier-PT-12a-CTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 54 (type EQUN) for FlexibleBarrier-PT-12a-CTLFireability-04
lola: result : unknown
lola: FINISHED task # 10 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-03
lola: result : true
lola: markings : 87616
lola: fired transitions : 393464
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 FlexibleBarrier-PT-12a-CTLFireability-15
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-15
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 FlexibleBarrier-PT-12a-CTLFireability-14
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-14
lola: result : false
lola: markings : 6
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 FlexibleBarrier-PT-12a-CTLFireability-12
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-12
lola: result : false
lola: markings : 2
lola: fired transitions : 3
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 FlexibleBarrier-PT-12a-CTLFireability-11
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-11
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 FlexibleBarrier-PT-12a-CTLFireability-10
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-10
lola: result : false
lola: markings : 11
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 FlexibleBarrier-PT-12a-CTLFireability-09
lola: time limit : 399 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 3/399 4/32 FlexibleBarrier-PT-12a-CTLFireability-09 831170 m, 166234 m/sec, 1948031 t fired, .
Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 8/399 10/32 FlexibleBarrier-PT-12a-CTLFireability-09 2113581 m, 256482 m/sec, 5150478 t fired, .
Time elapsed: 11 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 13/399 15/32 FlexibleBarrier-PT-12a-CTLFireability-09 3346974 m, 246678 m/sec, 8354713 t fired, .
Time elapsed: 16 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 18/399 20/32 FlexibleBarrier-PT-12a-CTLFireability-09 4565480 m, 243701 m/sec, 11476577 t fired, .
Time elapsed: 21 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 23/399 26/32 FlexibleBarrier-PT-12a-CTLFireability-09 5980518 m, 283007 m/sec, 14921814 t fired, .
Time elapsed: 26 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 28/399 31/32 FlexibleBarrier-PT-12a-CTLFireability-09 7058105 m, 215517 m/sec, 17898750 t fired, .
Time elapsed: 31 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 FlexibleBarrier-PT-12a-CTLFireability-08
lola: time limit : 445 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/445 6/32 FlexibleBarrier-PT-12a-CTLFireability-08 1275837 m, 255167 m/sec, 3501157 t fired, .
Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/445 10/32 FlexibleBarrier-PT-12a-CTLFireability-08 2335936 m, 212019 m/sec, 6801999 t fired, .
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/445 15/32 FlexibleBarrier-PT-12a-CTLFireability-08 3417634 m, 216339 m/sec, 10108332 t fired, .
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/445 19/32 FlexibleBarrier-PT-12a-CTLFireability-08 4361820 m, 188837 m/sec, 13177392 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/445 23/32 FlexibleBarrier-PT-12a-CTLFireability-08 5230432 m, 173722 m/sec, 16126403 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/445 26/32 FlexibleBarrier-PT-12a-CTLFireability-08 6082896 m, 170492 m/sec, 18980899 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/445 30/32 FlexibleBarrier-PT-12a-CTLFireability-08 6888287 m, 161078 m/sec, 21780208 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 FlexibleBarrier-PT-12a-CTLFireability-07
lola: time limit : 503 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/503 7/32 FlexibleBarrier-PT-12a-CTLFireability-07 1501417 m, 300283 m/sec, 3322869 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/503 13/32 FlexibleBarrier-PT-12a-CTLFireability-07 2881695 m, 276055 m/sec, 6598054 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/503 18/32 FlexibleBarrier-PT-12a-CTLFireability-07 4055229 m, 234706 m/sec, 9654210 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/503 23/32 FlexibleBarrier-PT-12a-CTLFireability-07 5313939 m, 251742 m/sec, 12730945 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/503 28/32 FlexibleBarrier-PT-12a-CTLFireability-07 6386872 m, 214586 m/sec, 15647933 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/503 32/32 FlexibleBarrier-PT-12a-CTLFireability-07 7438125 m, 210250 m/sec, 18589481 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 FlexibleBarrier-PT-12a-CTLFireability-05
lola: time limit : 581 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/581 4/32 FlexibleBarrier-PT-12a-CTLFireability-05 820257 m, 164051 m/sec, 2931051 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/581 7/32 FlexibleBarrier-PT-12a-CTLFireability-05 1526677 m, 141284 m/sec, 5687151 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/581 10/32 FlexibleBarrier-PT-12a-CTLFireability-05 2192372 m, 133139 m/sec, 8386617 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/581 13/32 FlexibleBarrier-PT-12a-CTLFireability-05 2924248 m, 146375 m/sec, 11171311 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/581 16/32 FlexibleBarrier-PT-12a-CTLFireability-05 3584587 m, 132067 m/sec, 13861494 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/581 18/32 FlexibleBarrier-PT-12a-CTLFireability-05 4217779 m, 126638 m/sec, 16470043 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/581 21/32 FlexibleBarrier-PT-12a-CTLFireability-05 4795895 m, 115623 m/sec, 18931754 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/581 23/32 FlexibleBarrier-PT-12a-CTLFireability-05 5389747 m, 118770 m/sec, 21422759 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/581 26/32 FlexibleBarrier-PT-12a-CTLFireability-05 5971089 m, 116268 m/sec, 23898540 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/581 28/32 FlexibleBarrier-PT-12a-CTLFireability-05 6536513 m, 113084 m/sec, 26331954 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/581 31/32 FlexibleBarrier-PT-12a-CTLFireability-05 7093210 m, 111339 m/sec, 28755296 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 FlexibleBarrier-PT-12a-CTLFireability-02
lola: time limit : 685 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/685 7/32 FlexibleBarrier-PT-12a-CTLFireability-02 1464830 m, 292966 m/sec, 3468767 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/685 13/32 FlexibleBarrier-PT-12a-CTLFireability-02 2863337 m, 279701 m/sec, 6821745 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/685 18/32 FlexibleBarrier-PT-12a-CTLFireability-02 4056784 m, 238689 m/sec, 9857212 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/685 23/32 FlexibleBarrier-PT-12a-CTLFireability-02 5168049 m, 222253 m/sec, 12738790 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/685 27/32 FlexibleBarrier-PT-12a-CTLFireability-02 6228320 m, 212054 m/sec, 15539848 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/685 32/32 FlexibleBarrier-PT-12a-CTLFireability-02 7385109 m, 231357 m/sec, 18497361 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 FlexibleBarrier-PT-12a-CTLFireability-01
lola: time limit : 848 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-01
lola: result : true
lola: markings : 222812
lola: fired transitions : 1152090
lola: time used : 3.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 FlexibleBarrier-PT-12a-CTLFireability-00
lola: time limit : 1130 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 2/1130 3/32 FlexibleBarrier-PT-12a-CTLFireability-00 481745 m, 96349 m/sec, 1504254 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 7/1130 8/32 FlexibleBarrier-PT-12a-CTLFireability-00 1792241 m, 262099 m/sec, 4718885 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 12/1130 14/32 FlexibleBarrier-PT-12a-CTLFireability-00 3089897 m, 259531 m/sec, 7923177 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 17/1130 19/32 FlexibleBarrier-PT-12a-CTLFireability-00 4239800 m, 229980 m/sec, 10898863 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 22/1130 23/32 FlexibleBarrier-PT-12a-CTLFireability-00 5318695 m, 215779 m/sec, 13766555 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 27/1130 28/32 FlexibleBarrier-PT-12a-CTLFireability-00 6355943 m, 207449 m/sec, 16563853 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 32/1130 32/32 FlexibleBarrier-PT-12a-CTLFireability-00 7348370 m, 198485 m/sec, 19295260 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 FlexibleBarrier-PT-12a-CTLFireability-13
lola: time limit : 1677 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-13
lola: result : false
lola: markings : 10
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 FlexibleBarrier-PT-12a-CTLFireability-06
lola: time limit : 3354 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-13: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/3354 4/32 FlexibleBarrier-PT-12a-CTLFireability-06 926104 m, 185220 m/sec, 3523215 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-13: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/3354 9/32 FlexibleBarrier-PT-12a-CTLFireability-06 1932366 m, 201252 m/sec, 7386873 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-13: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/3354 12/32 FlexibleBarrier-PT-12a-CTLFireability-06 2780372 m, 169601 m/sec, 10847453 t fired, .
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-13: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/3354 16/32 FlexibleBarrier-PT-12a-CTLFireability-06 3581608 m, 160247 m/sec, 14161799 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-13: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/3354 19/32 FlexibleBarrier-PT-12a-CTLFireability-06 4330227 m, 149723 m/sec, 17368525 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-13: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/3354 22/32 FlexibleBarrier-PT-12a-CTLFireability-06 5050371 m, 144028 m/sec, 20472452 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-13: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/3354 25/32 FlexibleBarrier-PT-12a-CTLFireability-06 5755100 m, 140945 m/sec, 23528321 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-13: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/3354 28/32 FlexibleBarrier-PT-12a-CTLFireability-06 6451926 m, 139365 m/sec, 26571094 t fired, .
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-13: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/3354 31/32 FlexibleBarrier-PT-12a-CTLFireability-06 7127534 m, 135121 m/sec, 29553357 t fired, .
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for FlexibleBarrier-PT-12a-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-13: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-12a-CTLFireability-00: CTL unknown AGGR
FlexibleBarrier-PT-12a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-02: CTL unknown AGGR
FlexibleBarrier-PT-12a-CTLFireability-03: CTL true CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-04: EF true findpath
FlexibleBarrier-PT-12a-CTLFireability-05: CTL unknown AGGR
FlexibleBarrier-PT-12a-CTLFireability-06: CTL unknown AGGR
FlexibleBarrier-PT-12a-CTLFireability-07: CTL unknown AGGR
FlexibleBarrier-PT-12a-CTLFireability-08: CTL unknown AGGR
FlexibleBarrier-PT-12a-CTLFireability-09: CTL unknown AGGR
FlexibleBarrier-PT-12a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-12: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-13: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-12a-CTLFireability-15: CTL true CTL model checker
Time elapsed: 296 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-12a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is FlexibleBarrier-PT-12a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r099-smll-162075328700066"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-12a.tgz
mv FlexibleBarrier-PT-12a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;