About the Execution of ITS-Tools for FamilyReunion-COL-L00050M0005C002P002G001
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
1605.352 | 141393.00 | 118801.00 | 48967.10 | FTFFTFFTTTFTTTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r083-tall-162048875900863.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is FamilyReunion-COL-L00050M0005C002P002G001, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r083-tall-162048875900863
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 12K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 122K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Mar 28 16:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 16:09 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Mar 28 16:09 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:09 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Mar 23 10:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K Mar 23 10:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.9K Mar 22 18:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 22 18:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Mar 22 09:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Mar 22 09:11 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 24 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 137K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-00
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-01
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-02
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-03
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-04
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-05
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-06
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-07
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-08
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-09
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-10
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-11
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-12
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-13
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-14
FORMULA_NAME FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-15
=== Now, execution of the tool begins
BK_START 1620679476224
Running Version 0
[2021-05-10 20:44:52] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -spotpath, /home/mcc/BenchKit/bin//..//ltlfilt, -z3path, /home/mcc/BenchKit/bin//..//z3/bin/z3, -yices2path, /home/mcc/BenchKit/bin//..//yices/bin/yices, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2021-05-10 20:44:52] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2021-05-10 20:44:52] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
[2021-05-10 20:44:53] [WARNING] Using fallBack plugin, rng conformance not checked
[2021-05-10 20:44:53] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 634 ms
[2021-05-10 20:44:53] [INFO ] Detected 5 constant HL places corresponding to 17 PT places.
[2021-05-10 20:44:53] [INFO ] Imported 104 HL places and 66 HL transitions for a total of 12245 PT places and 10611.0 transition bindings in 26 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityFireability.xml in 7 ms.
Working with output stream class java.io.PrintStream
[2021-05-10 20:44:53] [INFO ] Built PT skeleton of HLPN with 104 places and 66 transitions in 4 ms.
[2021-05-10 20:44:53] [INFO ] Skeletonized HLPN properties in 0 ms.
Successfully produced net in file /tmp/petri1000_7074773151310534811.dot
Reduce places removed 5 places and 0 transitions.
Finished random walk after 0 steps, including 0 resets, run visited all 0 properties in 1 ms. (steps per millisecond=0 )
[2021-05-10 20:44:53] [INFO ] Flatten gal took : 36 ms
[2021-05-10 20:44:53] [INFO ] Flatten gal took : 9 ms
[2021-05-10 20:44:53] [INFO ] Unfolded HLPN to a Petri net with 12245 places and 10560 transitions in 89 ms.
[2021-05-10 20:44:53] [INFO ] Unfolded HLPN properties in 3 ms.
Successfully produced net in file /tmp/petri1001_12793059807846383676.dot
[2021-05-10 20:44:53] [INFO ] Reduced 255 identical enabling conditions.
[2021-05-10 20:44:53] [INFO ] Reduced 102 identical enabling conditions.
[2021-05-10 20:44:53] [INFO ] Reduced 102 identical enabling conditions.
[2021-05-10 20:44:53] [INFO ] Reduced 102 identical enabling conditions.
[2021-05-10 20:44:53] [INFO ] Reduced 102 identical enabling conditions.
[2021-05-10 20:44:53] [INFO ] Reduced 102 identical enabling conditions.
[2021-05-10 20:44:53] [INFO ] Reduced 102 identical enabling conditions.
[2021-05-10 20:44:53] [INFO ] Reduced 102 identical enabling conditions.
[2021-05-10 20:44:53] [INFO ] Reduced 102 identical enabling conditions.
[2021-05-10 20:44:53] [INFO ] Reduced 102 identical enabling conditions.
[2021-05-10 20:44:53] [INFO ] Reduced 255 identical enabling conditions.
Deduced a syphon composed of 51 places in 79 ms
Reduce places removed 68 places and 0 transitions.
Incomplete random walk after 10000 steps, including 3 resets, run finished after 614 ms. (steps per millisecond=16 ) properties (out of 16) seen :13
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-14 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-06 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-05 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-03 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-02 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-00 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 360 ms. (steps per millisecond=27 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 150 ms. (steps per millisecond=66 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 567 ms. (steps per millisecond=17 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
// Phase 1: matrix 10560 rows 12177 cols
[2021-05-10 20:44:57] [INFO ] Computed 2768 place invariants in 1335 ms
[2021-05-10 20:45:16] [INFO ] [Real]Absence check using 65 positive place invariants in 105 ms returned sat
[2021-05-10 20:45:17] [INFO ] [Real]Absence check using 65 positive and 2703 generalized place invariants in 1528 ms returned sat
[2021-05-10 20:45:19] [INFO ] SMT Verify possible in real domain returnedunsat :0 sat :0 real:3
[2021-05-10 20:45:36] [INFO ] [Nat]Absence check using 65 positive place invariants in 109 ms returned sat
[2021-05-10 20:45:38] [INFO ] [Nat]Absence check using 65 positive and 2703 generalized place invariants in 1624 ms returned sat
[2021-05-10 20:45:40] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2021-05-10 20:45:44] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
Fused 3 Parikh solutions to 1 different solutions.
Support contains 2452 out of 12177 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 12177/12177 places, 10560/10560 transitions.
Graph (complete) has 18927 edges and 12177 vertex of which 12001 are kept as prefixes of interest. Removing 176 places using SCC suffix rule.12069 ms
Discarding 176 places :
Also discarding 3 output transitions
Drop transitions removed 3 transitions
Discarding 1530 places :
Implicit places reduction removed 1530 places
Drop transitions removed 2601 transitions
Trivial Post-agglo rules discarded 2601 transitions
Performed 2601 trivial Post agglomeration. Transition count delta: 2601
Iterating post reduction 0 with 4131 rules applied. Total rules applied 4132 place count 10471 transition count 7956
Reduce places removed 2601 places and 0 transitions.
Performed 459 Post agglomeration using F-continuation condition.Transition count delta: 459
Iterating post reduction 1 with 3060 rules applied. Total rules applied 7192 place count 7870 transition count 7497
Reduce places removed 459 places and 0 transitions.
Iterating post reduction 2 with 459 rules applied. Total rules applied 7651 place count 7411 transition count 7497
Performed 714 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 714 Pre rules applied. Total rules applied 7651 place count 7411 transition count 6783
Deduced a syphon composed of 714 places in 7 ms
Ensure Unique test removed 255 places
Reduce places removed 969 places and 0 transitions.
Iterating global reduction 3 with 1683 rules applied. Total rules applied 9334 place count 6442 transition count 6783
Discarding 51 places :
Implicit places reduction removed 51 places
Performed 51 Post agglomeration using F-continuation condition.Transition count delta: 51
Iterating post reduction 3 with 102 rules applied. Total rules applied 9436 place count 6391 transition count 6732
Reduce places removed 51 places and 0 transitions.
Iterating post reduction 4 with 51 rules applied. Total rules applied 9487 place count 6340 transition count 6732
Discarding 969 places :
Symmetric choice reduction at 5 with 969 rule applications. Total rules 10456 place count 5371 transition count 5763
Iterating global reduction 5 with 969 rules applied. Total rules applied 11425 place count 5371 transition count 5763
Drop transitions removed 153 transitions
Trivial Post-agglo rules discarded 153 transitions
Performed 153 trivial Post agglomeration. Transition count delta: 153
Iterating post reduction 5 with 153 rules applied. Total rules applied 11578 place count 5371 transition count 5610
Reduce places removed 153 places and 0 transitions.
Iterating post reduction 6 with 153 rules applied. Total rules applied 11731 place count 5218 transition count 5610
Performed 102 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 102 Pre rules applied. Total rules applied 11731 place count 5218 transition count 5508
Deduced a syphon composed of 102 places in 5 ms
Reduce places removed 102 places and 0 transitions.
Iterating global reduction 7 with 204 rules applied. Total rules applied 11935 place count 5116 transition count 5508
Discarding 7 places :
Symmetric choice reduction at 7 with 7 rule applications. Total rules 11942 place count 5109 transition count 5151
Iterating global reduction 7 with 7 rules applied. Total rules applied 11949 place count 5109 transition count 5151
Discarding 102 places :
Implicit places reduction removed 102 places
Drop transitions removed 51 transitions
Trivial Post-agglo rules discarded 51 transitions
Performed 51 trivial Post agglomeration. Transition count delta: 51
Iterating post reduction 7 with 153 rules applied. Total rules applied 12102 place count 5007 transition count 5100
Reduce places removed 51 places and 0 transitions.
Iterating post reduction 8 with 51 rules applied. Total rules applied 12153 place count 4956 transition count 5100
Performed 102 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 9 with 102 Pre rules applied. Total rules applied 12153 place count 4956 transition count 4998
Deduced a syphon composed of 102 places in 4 ms
Reduce places removed 102 places and 0 transitions.
Iterating global reduction 9 with 204 rules applied. Total rules applied 12357 place count 4854 transition count 4998
Performed 102 Post agglomeration using F-continuation condition.Transition count delta: 102
Deduced a syphon composed of 102 places in 3 ms
Reduce places removed 102 places and 0 transitions.
Iterating global reduction 9 with 204 rules applied. Total rules applied 12561 place count 4752 transition count 4896
Free-agglomeration rule (complex) applied 51 times.
Iterating global reduction 9 with 51 rules applied. Total rules applied 12612 place count 4752 transition count 4845
Reduce places removed 51 places and 0 transitions.
Iterating post reduction 9 with 51 rules applied. Total rules applied 12663 place count 4701 transition count 4845
Applied a total of 12663 rules in 14763 ms. Remains 4701 /12177 variables (removed 7476) and now considering 4845/10560 (removed 5715) transitions.
Finished structural reductions, in 1 iterations. Remains : 4701/12177 places, 4845/10560 transitions.
[2021-05-10 20:45:59] [INFO ] Flatten gal took : 293 ms
[2021-05-10 20:45:59] [INFO ] Flatten gal took : 182 ms
[2021-05-10 20:45:59] [INFO ] Time to serialize gal into /tmp/ReachabilityCardinality6104331462693212655.gal : 47 ms
[2021-05-10 20:45:59] [INFO ] Time to serialize properties into /tmp/ReachabilityCardinality13198241264596522368.prop : 7 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-reach-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/ReachabilityCardinality6104331462693212655.gal, -t, CGAL, -reachable-file, /tmp/ReachabilityCardinality13198241264596522368.prop, --nowitness, --gen-order, FOLLOW], workingDir=/home/mcc/execution]
its-reach command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-reach-linux64 --gc-threshold 2000000 --quiet -i /tmp/ReachabilityCardinality6104331462693212655.gal -t CGAL -reachable-file /tmp/ReachabilityCardinality13198241264596522368.prop --nowitness --gen-order FOLLOW
Loading property file /tmp/ReachabilityCardinality13198241264596522368.prop.
Detected timeout of ITS tools.
[2021-05-10 20:46:15] [INFO ] Flatten gal took : 148 ms
[2021-05-10 20:46:15] [INFO ] Applying decomposition
[2021-05-10 20:46:15] [INFO ] Flatten gal took : 162 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/convert-linux64, -i, /tmp/graph533503633840001044.txt, -o, /tmp/graph533503633840001044.bin, -w, /tmp/graph533503633840001044.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202104292328/bin/louvain-linux64, /tmp/graph533503633840001044.bin, -l, -1, -v, -w, /tmp/graph533503633840001044.weights, -q, 0, -e, 0.001], workingDir=null]
[2021-05-10 20:46:17] [INFO ] Decomposing Gal with order
[2021-05-10 20:46:17] [INFO ] Rewriting arrays to variables to allow decomposition.
[2021-05-10 20:46:18] [INFO ] Removed a total of 2255 redundant transitions.
[2021-05-10 20:46:19] [INFO ] Flatten gal took : 338 ms
[2021-05-10 20:46:19] [INFO ] Fuse similar labels procedure discarded/fused a total of 423 labels/synchronizations in 113 ms.
[2021-05-10 20:46:20] [INFO ] Time to serialize gal into /tmp/ReachabilityCardinality16794454830614077138.gal : 46 ms
[2021-05-10 20:46:20] [INFO ] Time to serialize properties into /tmp/ReachabilityCardinality17102907553741470116.prop : 6 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-reach-linux64, --gc-threshold, 2000000, --quiet, -i, /tmp/ReachabilityCardinality16794454830614077138.gal, -t, CGAL, -reachable-file, /tmp/ReachabilityCardinality17102907553741470116.prop, --nowitness], workingDir=/home/mcc/execution]
its-reach command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202104292328/bin/its-reach-linux64 --gc-threshold 2000000 --quiet -i /tmp/ReachabilityCardinality16794454830614077138.gal -t CGAL -reachable-file /tmp/ReachabilityCardinality17102907553741470116.prop --nowitness
Loading property file /tmp/ReachabilityCardinality17102907553741470116.prop.
SDD proceeding with computation,3 properties remain. new max is 4
SDD size :1 after 13
SDD proceeding with computation,3 properties remain. new max is 8
SDD size :13 after 37
SDD proceeding with computation,3 properties remain. new max is 16
SDD size :37 after 1.3658e+33
Detected timeout of ITS tools.
Built C files in :
/tmp/ltsmin16725168910899179687
[2021-05-10 20:46:37] [INFO ] Built C files in 199ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin16725168910899179687
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin16725168910899179687]
WARNING : LTS min runner thread failed on error :java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin16725168910899179687] killed by timeout after 1 SECONDS
java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202104292328/bin/include/, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/tmp/ltsmin16725168910899179687] killed by timeout after 1 SECONDS
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:79)
at java.base/java.lang.Thread.run(Thread.java:834)
Incomplete random walk after 1000000 steps, including 806 resets, run finished after 13457 ms. (steps per millisecond=74 ) properties (out of 3) seen :2
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-10 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Finished Best-First random walk after 66151 steps, including 0 resets, run visited all 1 properties in 1074 ms. (steps per millisecond=61 )
FORMULA FamilyReunion-COL-L00050M0005C002P002G001-ReachabilityFireability-09 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
All properties solved without resorting to model-checking.
BK_STOP 1620679617617
--------------------
content from stderr:
+ export BINDIR=/home/mcc/BenchKit/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ ReachabilityFireability = StateSpace ]]
+ /home/mcc/BenchKit/bin//..//runeclipse.sh /home/mcc/execution ReachabilityFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
++ cut -d . -f 9
++ ls /home/mcc/BenchKit/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202104292328.jar
+ VERSION=0
+ echo 'Running Version 0'
+ /home/mcc/BenchKit/bin//..//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityFireability -spotpath /home/mcc/BenchKit/bin//..//ltlfilt -z3path /home/mcc/BenchKit/bin//..//z3/bin/z3 -yices2path /home/mcc/BenchKit/bin//..//yices/bin/yices -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00050M0005C002P002G001"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is FamilyReunion-COL-L00050M0005C002P002G001, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r083-tall-162048875900863"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00050M0005C002P002G001.tgz
mv FamilyReunion-COL-L00050M0005C002P002G001 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;