Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r081-tall-162048873000895.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool tapaal
Input is FamilyReunion-COL-L00800M0080C040P040G020, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r081-tall-162048873000895
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 8.7K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 17K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 88K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Mar 28 16:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 16:10 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Mar 28 16:10 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 16:10 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.1K Mar 27 20:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 27 20:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.8K Mar 27 19:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 27 19:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 15:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Mar 28 15:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 24 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 185K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-00
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-01
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-02
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-03
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-04
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-05
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-06
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-07
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-08
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-09
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-10
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-11
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-12
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-13
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-14
FORMULA_NAME FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1620634916903

tapaal
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> tapaal --- TAPAAL
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

**********************************************
* TAPAAL verifying ReachabilityFireability *
**********************************************
/home/mcc/BenchKit/bin/tmp
/home/mcc/BenchKit/bin/tmp/tmp.sZ2aO3uk13
/home/mcc/BenchKit/bin/tmp/tmp.TZHcW3Reu1
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)

Time left: 3590
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3590 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.sZ2aO3uk13 --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.TZHcW3Reu1 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./ReachabilityFireability.xml
Unfolding 11

Color fixpoint computed in 0.000735 seconds
Max intervals used: 2
Size of colored net: 104 places, 66 transitions, and 198 arcs
Size of unfolded net: 2070007 places, 1974469 transitions, and 5660677 arcs
Unfolded in 51.1911 seconds
Partitioned in 0.003588 seconds





FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX UNFOLDING_TO_PT
Query index 0 was solved

Query is NOT satisfied.


FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX UNFOLDING_TO_PT
Query index 1 was solved

Query is NOT satisfied.


FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX UNFOLDING_TO_PT
Query index 2 was solved

Query is satisfied.


FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX UNFOLDING_TO_PT
Query index 4 was solved

Query is NOT satisfied.


FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX UNFOLDING_TO_PT
Query index 6 was solved

Query is satisfied.


FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX UNFOLDING_TO_PT
Query index 7 was solved

Query is satisfied.


FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX UNFOLDING_TO_PT
Query index 8 was solved

Query is satisfied.


FORMULA FamilyReunion-COL-L00800M0080C040P040G020-ReachabilityFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX UNFOLDING_TO_PT
Query index 13 was solved

Query is satisfied.
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Solution found by parallel simplification (step 0)
Time left: -1
Out of time, terminating!

BK_STOP 1620638507257

--------------------
content from stderr:

glpk: timeout
glpk: timeout
glpk: timeout
glpk: timeout
glpk: timeout
glpk: timeout
glpk: timeout
glpk: timeout
glpk: timeout
glpk: timeout
glpk: timeout
glpk: timeout
glpk: timeout

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00800M0080C040P040G020"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="tapaal"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool tapaal"
echo " Input is FamilyReunion-COL-L00800M0080C040P040G020, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r081-tall-162048873000895"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00800M0080C040P040G020.tgz
mv FamilyReunion-COL-L00800M0080C040P040G020 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;