About the Execution of LoLA for DLCshifumi-PT-2b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13752.380 | 3114643.00 | 6699933.00 | 8808.70 | ??F?T?FF?TTF?FFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r061-tall-162038393300458.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is DLCshifumi-PT-2b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r061-tall-162038393300458
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 96K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 95K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 15:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Mar 28 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Mar 28 15:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 28 15:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.0K Mar 23 09:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 14K Mar 23 09:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 22 16:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 22 16:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 729K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-00
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-01
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-02
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-03
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-04
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-05
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-06
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-07
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-08
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-09
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-10
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-11
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-12
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-13
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-14
FORMULA_NAME DLCshifumi-PT-2b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620747864504
starting LoLA
BK_INPUT DLCshifumi-PT-2b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCshifumi-PT-2b-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2b-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2b-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2b-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2b-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2b-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2b-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2b-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2b-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620750979147
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: EF 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 238 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: EF 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 243 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: EF 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 248 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 74 (type EXCL) for 24 DLCshifumi-PT-2b-CTLFireability-04
lola: time limit : 134 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 72 (type FNDP) for 24 DLCshifumi-PT-2b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type EQUN) for 24 DLCshifumi-PT-2b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SRCH) for 24 DLCshifumi-PT-2b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/CTLFireability-73.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-04: DISJ 0 0 4 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: EF 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: DISJ 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 3/3350 0/5 DLCshifumi-PT-2b-CTLFireability-04 --
73 EF STEQ 3/3350 0/5 DLCshifumi-PT-2b-CTLFireability-04 sara is running.
74 EF EXCL 3/134 1/32 DLCshifumi-PT-2b-CTLFireability-04 --
75 EF SRCH 3/3350 1/5 DLCshifumi-PT-2b-CTLFireability-04 --
Time elapsed: 253 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 73 (type EQUN) for DLCshifumi-PT-2b-CTLFireability-04
lola: result : true
lola: CANCELED task # 72 (type FNDP) for DLCshifumi-PT-2b-CTLFireability-04 (obsolete)
lola: CANCELED task # 74 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-04 (obsolete)
lola: CANCELED task # 75 (type SRCH) for DLCshifumi-PT-2b-CTLFireability-04 (obsolete)
lola: Created skeleton in 5.000000 secs.
lola: FINISHED task # 72 (type FNDP) for DLCshifumi-PT-2b-CTLFireability-04
lola: result : true
lola: tried executions : 1
lola: time used : 6.000000
lola: memory pages used : 0
lola: FINISHED task # 75 (type SRCH) for DLCshifumi-PT-2b-CTLFireability-04
lola: result : unknown
lola: time used : 6.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: EF 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 258 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 4.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: EF 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 1 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-15: CTL 1 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 263 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: EF 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 1 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-15: CTL 1 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 268 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 76 (type EXCL) for 58 DLCshifumi-PT-2b-CTLFireability-14
lola: time limit : 158 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: EF 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 1 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-14: DISJ 0 0 1 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-15: CTL 0 1 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
76 EG EXCL 0/158 0/32 DLCshifumi-PT-2b-CTLFireability-14 --
Time elapsed: 277 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 76 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-14
lola: result : true
lola: markings : 28
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 77 (type EXCL) for 58 DLCshifumi-PT-2b-CTLFireability-14
lola: time limit : 166 sec
lola: memory limit: 32 pages
lola: FINISHED task # 77 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-14
lola: result : true
lola: markings : 28
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type EXCL) for 69 DLCshifumi-PT-2b-CTLFireability-15
lola: time limit : 184 sec
lola: memory limit: 32 pages
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 2 1 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 1 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 1 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-10: EF 1 0 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
70 CTL EXCL 5/207 1/32 DLCshifumi-PT-2b-CTLFireability-15 87095 m, 17419 m/sec, 223737 t fired, .
Time elapsed: 283 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 70 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-15
lola: result : true
lola: markings : 87095
lola: fired transitions : 223737
lola: time used : 7.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 53 (type EXCL) for 52 DLCshifumi-PT-2b-CTLFireability-12
lola: time limit : 207 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type FNDP) for 46 DLCshifumi-PT-2b-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type EQUN) for 46 DLCshifumi-PT-2b-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SRCH) for 46 DLCshifumi-PT-2b-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 81 (type SRCH) for DLCshifumi-PT-2b-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 78 (type FNDP) for DLCshifumi-PT-2b-CTLFireability-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 79 (type EQUN) for DLCshifumi-PT-2b-CTLFireability-10 (obsolete)
sara: try reading problem file /home/mcc/execution/CTLFireability-79.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 2/220 1/32 DLCshifumi-PT-2b-CTLFireability-12 18715 m, 3743 m/sec, 33826 t fired, .
Time elapsed: 288 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 79 (type EQUN) for DLCshifumi-PT-2b-CTLFireability-10
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 7/220 1/32 DLCshifumi-PT-2b-CTLFireability-12 54915 m, 7240 m/sec, 130729 t fired, .
Time elapsed: 293 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 12/220 1/32 DLCshifumi-PT-2b-CTLFireability-12 96020 m, 8221 m/sec, 226445 t fired, .
Time elapsed: 298 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 17/220 2/32 DLCshifumi-PT-2b-CTLFireability-12 132371 m, 7270 m/sec, 312419 t fired, .
Time elapsed: 303 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 22/220 2/32 DLCshifumi-PT-2b-CTLFireability-12 162293 m, 5984 m/sec, 408496 t fired, .
Time elapsed: 308 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 27/220 2/32 DLCshifumi-PT-2b-CTLFireability-12 215092 m, 10559 m/sec, 516581 t fired, .
Time elapsed: 313 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 32/220 2/32 DLCshifumi-PT-2b-CTLFireability-12 240687 m, 5119 m/sec, 608607 t fired, .
Time elapsed: 318 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 37/220 3/32 DLCshifumi-PT-2b-CTLFireability-12 284094 m, 8681 m/sec, 703770 t fired, .
Time elapsed: 323 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 42/220 3/32 DLCshifumi-PT-2b-CTLFireability-12 313482 m, 5877 m/sec, 796741 t fired, .
Time elapsed: 328 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 47/220 3/32 DLCshifumi-PT-2b-CTLFireability-12 351641 m, 7631 m/sec, 877497 t fired, .
Time elapsed: 333 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 52/220 4/32 DLCshifumi-PT-2b-CTLFireability-12 393236 m, 8319 m/sec, 966270 t fired, .
Time elapsed: 338 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 57/220 4/32 DLCshifumi-PT-2b-CTLFireability-12 419606 m, 5274 m/sec, 1064836 t fired, .
Time elapsed: 343 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 62/220 4/32 DLCshifumi-PT-2b-CTLFireability-12 457182 m, 7515 m/sec, 1191200 t fired, .
Time elapsed: 348 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 67/220 4/32 DLCshifumi-PT-2b-CTLFireability-12 485991 m, 5761 m/sec, 1318341 t fired, .
Time elapsed: 353 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 72/220 4/32 DLCshifumi-PT-2b-CTLFireability-12 510989 m, 4999 m/sec, 1435000 t fired, .
Time elapsed: 358 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 77/220 5/32 DLCshifumi-PT-2b-CTLFireability-12 533603 m, 4522 m/sec, 1521583 t fired, .
Time elapsed: 363 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 82/220 5/32 DLCshifumi-PT-2b-CTLFireability-12 568499 m, 6979 m/sec, 1596823 t fired, .
Time elapsed: 368 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 87/220 5/32 DLCshifumi-PT-2b-CTLFireability-12 591269 m, 4554 m/sec, 1689666 t fired, .
Time elapsed: 373 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 92/220 5/32 DLCshifumi-PT-2b-CTLFireability-12 624200 m, 6586 m/sec, 1786776 t fired, .
Time elapsed: 378 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 97/220 5/32 DLCshifumi-PT-2b-CTLFireability-12 661174 m, 7394 m/sec, 1878305 t fired, .
Time elapsed: 383 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 102/220 6/32 DLCshifumi-PT-2b-CTLFireability-12 692378 m, 6240 m/sec, 1971080 t fired, .
Time elapsed: 388 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 107/220 6/32 DLCshifumi-PT-2b-CTLFireability-12 724144 m, 6353 m/sec, 2063002 t fired, .
Time elapsed: 393 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 112/220 6/32 DLCshifumi-PT-2b-CTLFireability-12 766308 m, 8432 m/sec, 2147183 t fired, .
Time elapsed: 398 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 117/220 6/32 DLCshifumi-PT-2b-CTLFireability-12 787349 m, 4208 m/sec, 2227838 t fired, .
Time elapsed: 403 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 122/220 6/32 DLCshifumi-PT-2b-CTLFireability-12 815104 m, 5551 m/sec, 2317574 t fired, .
Time elapsed: 408 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 127/220 7/32 DLCshifumi-PT-2b-CTLFireability-12 841817 m, 5342 m/sec, 2409524 t fired, .
Time elapsed: 413 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 132/220 7/32 DLCshifumi-PT-2b-CTLFireability-12 874615 m, 6559 m/sec, 2505546 t fired, .
Time elapsed: 418 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 137/220 7/32 DLCshifumi-PT-2b-CTLFireability-12 892195 m, 3516 m/sec, 2576601 t fired, .
Time elapsed: 423 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 142/220 7/32 DLCshifumi-PT-2b-CTLFireability-12 930763 m, 7713 m/sec, 2668156 t fired, .
Time elapsed: 428 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 147/220 7/32 DLCshifumi-PT-2b-CTLFireability-12 950552 m, 3957 m/sec, 2748938 t fired, .
Time elapsed: 433 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 152/220 8/32 DLCshifumi-PT-2b-CTLFireability-12 978748 m, 5639 m/sec, 2839533 t fired, .
Time elapsed: 438 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 157/220 8/32 DLCshifumi-PT-2b-CTLFireability-12 999533 m, 4157 m/sec, 2927678 t fired, .
Time elapsed: 443 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 162/220 8/32 DLCshifumi-PT-2b-CTLFireability-12 1032531 m, 6599 m/sec, 3035169 t fired, .
Time elapsed: 448 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 167/220 8/32 DLCshifumi-PT-2b-CTLFireability-12 1060801 m, 5654 m/sec, 3121735 t fired, .
Time elapsed: 453 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 172/220 9/32 DLCshifumi-PT-2b-CTLFireability-12 1101074 m, 8054 m/sec, 3235341 t fired, .
Time elapsed: 458 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 177/220 9/32 DLCshifumi-PT-2b-CTLFireability-12 1130485 m, 5882 m/sec, 3322333 t fired, .
Time elapsed: 463 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 182/220 9/32 DLCshifumi-PT-2b-CTLFireability-12 1188610 m, 11625 m/sec, 3448593 t fired, .
Time elapsed: 468 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 187/220 9/32 DLCshifumi-PT-2b-CTLFireability-12 1230903 m, 8458 m/sec, 3547212 t fired, .
Time elapsed: 473 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 192/220 10/32 DLCshifumi-PT-2b-CTLFireability-12 1255658 m, 4951 m/sec, 3639944 t fired, .
Time elapsed: 478 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 197/220 10/32 DLCshifumi-PT-2b-CTLFireability-12 1277316 m, 4331 m/sec, 3723178 t fired, .
Time elapsed: 483 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 202/220 10/32 DLCshifumi-PT-2b-CTLFireability-12 1309246 m, 6386 m/sec, 3836756 t fired, .
Time elapsed: 488 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 207/220 10/32 DLCshifumi-PT-2b-CTLFireability-12 1362576 m, 10666 m/sec, 3931169 t fired, .
Time elapsed: 493 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 212/220 10/32 DLCshifumi-PT-2b-CTLFireability-12 1392191 m, 5923 m/sec, 4039143 t fired, .
Time elapsed: 498 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 217/220 11/32 DLCshifumi-PT-2b-CTLFireability-12 1431591 m, 7880 m/sec, 4142725 t fired, .
Time elapsed: 503 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 53 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 1 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 508 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 DLCshifumi-PT-2b-CTLFireability-11
lola: time limit : 220 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 53 (type EXCL) for 52 DLCshifumi-PT-2b-CTLFireability-12
lola: time limit : 3092 sec
lola: memory limit: 5 pages
lola: FINISHED task # 50 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-11
lola: result : false
lola: markings : 71
lola: fired transitions : 143
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 4/220 1/5 DLCshifumi-PT-2b-CTLFireability-12 37120 m, -278894 m/sec, 91882 t fired, .
Time elapsed: 513 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 9/220 1/5 DLCshifumi-PT-2b-CTLFireability-12 79279 m, 8431 m/sec, 186362 t fired, .
Time elapsed: 518 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 15/220 2/5 DLCshifumi-PT-2b-CTLFireability-12 118282 m, 7800 m/sec, 284620 t fired, .
Time elapsed: 524 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 20/220 2/5 DLCshifumi-PT-2b-CTLFireability-12 142887 m, 4921 m/sec, 348190 t fired, .
Time elapsed: 529 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 25/220 2/5 DLCshifumi-PT-2b-CTLFireability-12 182622 m, 7947 m/sec, 447668 t fired, .
Time elapsed: 534 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 30/220 2/5 DLCshifumi-PT-2b-CTLFireability-12 222380 m, 7951 m/sec, 543272 t fired, .
Time elapsed: 539 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 35/220 3/5 DLCshifumi-PT-2b-CTLFireability-12 246762 m, 4876 m/sec, 625863 t fired, .
Time elapsed: 544 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 40/220 3/5 DLCshifumi-PT-2b-CTLFireability-12 292760 m, 9199 m/sec, 736801 t fired, .
Time elapsed: 549 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 45/220 3/5 DLCshifumi-PT-2b-CTLFireability-12 327831 m, 7014 m/sec, 833020 t fired, .
Time elapsed: 554 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 50/220 3/5 DLCshifumi-PT-2b-CTLFireability-12 367630 m, 7959 m/sec, 906846 t fired, .
Time elapsed: 559 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 55/220 4/5 DLCshifumi-PT-2b-CTLFireability-12 409016 m, 8277 m/sec, 1020983 t fired, .
Time elapsed: 564 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 60/220 4/5 DLCshifumi-PT-2b-CTLFireability-12 436415 m, 5479 m/sec, 1133361 t fired, .
Time elapsed: 569 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 65/220 4/5 DLCshifumi-PT-2b-CTLFireability-12 467670 m, 6251 m/sec, 1235704 t fired, .
Time elapsed: 574 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 70/220 4/5 DLCshifumi-PT-2b-CTLFireability-12 491164 m, 4698 m/sec, 1342645 t fired, .
Time elapsed: 579 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 75/220 4/5 DLCshifumi-PT-2b-CTLFireability-12 515137 m, 4794 m/sec, 1458478 t fired, .
Time elapsed: 584 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 80/220 5/5 DLCshifumi-PT-2b-CTLFireability-12 540470 m, 5066 m/sec, 1548880 t fired, .
Time elapsed: 589 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 85/220 5/5 DLCshifumi-PT-2b-CTLFireability-12 586163 m, 9138 m/sec, 1668097 t fired, .
Time elapsed: 594 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 90/220 5/5 DLCshifumi-PT-2b-CTLFireability-12 619291 m, 6625 m/sec, 1772676 t fired, .
Time elapsed: 599 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 95/220 5/5 DLCshifumi-PT-2b-CTLFireability-12 662271 m, 8596 m/sec, 1883087 t fired, .
Time elapsed: 604 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 53 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 609 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 DLCshifumi-PT-2b-CTLFireability-08
lola: time limit : 230 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/230 1/32 DLCshifumi-PT-2b-CTLFireability-08 75722 m, 15144 m/sec, 91399 t fired, .
Time elapsed: 614 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/230 2/32 DLCshifumi-PT-2b-CTLFireability-08 133800 m, 11615 m/sec, 172631 t fired, .
Time elapsed: 619 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/230 2/32 DLCshifumi-PT-2b-CTLFireability-08 195617 m, 12363 m/sec, 260106 t fired, .
Time elapsed: 624 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/230 3/32 DLCshifumi-PT-2b-CTLFireability-08 272632 m, 15403 m/sec, 372060 t fired, .
Time elapsed: 629 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/230 3/32 DLCshifumi-PT-2b-CTLFireability-08 333976 m, 12268 m/sec, 462628 t fired, .
Time elapsed: 634 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/230 3/32 DLCshifumi-PT-2b-CTLFireability-08 399461 m, 13097 m/sec, 559723 t fired, .
Time elapsed: 639 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 35/230 4/32 DLCshifumi-PT-2b-CTLFireability-08 467118 m, 13531 m/sec, 652498 t fired, .
Time elapsed: 644 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 40/230 4/32 DLCshifumi-PT-2b-CTLFireability-08 532946 m, 13165 m/sec, 741692 t fired, .
Time elapsed: 649 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 45/230 5/32 DLCshifumi-PT-2b-CTLFireability-08 604543 m, 14319 m/sec, 840335 t fired, .
Time elapsed: 654 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 50/230 5/32 DLCshifumi-PT-2b-CTLFireability-08 679728 m, 15037 m/sec, 942485 t fired, .
Time elapsed: 659 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 55/230 6/32 DLCshifumi-PT-2b-CTLFireability-08 766727 m, 17399 m/sec, 1071522 t fired, .
Time elapsed: 664 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 60/230 6/32 DLCshifumi-PT-2b-CTLFireability-08 820919 m, 10838 m/sec, 1154345 t fired, .
Time elapsed: 669 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 65/230 6/32 DLCshifumi-PT-2b-CTLFireability-08 884329 m, 12682 m/sec, 1243362 t fired, .
Time elapsed: 674 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 70/230 7/32 DLCshifumi-PT-2b-CTLFireability-08 950410 m, 13216 m/sec, 1335731 t fired, .
Time elapsed: 679 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 75/230 7/32 DLCshifumi-PT-2b-CTLFireability-08 1013294 m, 12576 m/sec, 1424472 t fired, .
Time elapsed: 684 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 80/230 7/32 DLCshifumi-PT-2b-CTLFireability-08 1074414 m, 12224 m/sec, 1510557 t fired, .
Time elapsed: 689 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 85/230 8/32 DLCshifumi-PT-2b-CTLFireability-08 1147650 m, 14647 m/sec, 1610504 t fired, .
Time elapsed: 694 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 90/230 8/32 DLCshifumi-PT-2b-CTLFireability-08 1220963 m, 14662 m/sec, 1712326 t fired, .
Time elapsed: 699 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 95/230 9/32 DLCshifumi-PT-2b-CTLFireability-08 1294798 m, 14767 m/sec, 1816328 t fired, .
Time elapsed: 704 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 100/230 9/32 DLCshifumi-PT-2b-CTLFireability-08 1345079 m, 10056 m/sec, 1885413 t fired, .
Time elapsed: 709 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 105/230 9/32 DLCshifumi-PT-2b-CTLFireability-08 1405056 m, 11995 m/sec, 1967682 t fired, .
Time elapsed: 714 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 110/230 10/32 DLCshifumi-PT-2b-CTLFireability-08 1460999 m, 11188 m/sec, 2048328 t fired, .
Time elapsed: 719 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 115/230 10/32 DLCshifumi-PT-2b-CTLFireability-08 1514836 m, 10767 m/sec, 2124481 t fired, .
Time elapsed: 724 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 120/230 11/32 DLCshifumi-PT-2b-CTLFireability-08 1584900 m, 14012 m/sec, 2221871 t fired, .
Time elapsed: 729 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 125/230 11/32 DLCshifumi-PT-2b-CTLFireability-08 1657927 m, 14605 m/sec, 2316708 t fired, .
Time elapsed: 734 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 130/230 12/32 DLCshifumi-PT-2b-CTLFireability-08 1726611 m, 13736 m/sec, 2405931 t fired, .
Time elapsed: 739 secs. Pages in use: 33
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 135/230 12/32 DLCshifumi-PT-2b-CTLFireability-08 1794798 m, 13637 m/sec, 2492462 t fired, .
Time elapsed: 744 secs. Pages in use: 33
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 140/230 13/32 DLCshifumi-PT-2b-CTLFireability-08 1860277 m, 13095 m/sec, 2580375 t fired, .
Time elapsed: 749 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 145/230 13/32 DLCshifumi-PT-2b-CTLFireability-08 1928383 m, 13621 m/sec, 2678035 t fired, .
Time elapsed: 754 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 150/230 14/32 DLCshifumi-PT-2b-CTLFireability-08 1987806 m, 11884 m/sec, 2761175 t fired, .
Time elapsed: 759 secs. Pages in use: 36
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 155/230 14/32 DLCshifumi-PT-2b-CTLFireability-08 2048408 m, 12120 m/sec, 2846237 t fired, .
Time elapsed: 764 secs. Pages in use: 36
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 160/230 14/32 DLCshifumi-PT-2b-CTLFireability-08 2112528 m, 12824 m/sec, 2938112 t fired, .
Time elapsed: 769 secs. Pages in use: 36
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 165/230 15/32 DLCshifumi-PT-2b-CTLFireability-08 2180951 m, 13684 m/sec, 3031959 t fired, .
Time elapsed: 774 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 170/230 15/32 DLCshifumi-PT-2b-CTLFireability-08 2236446 m, 11099 m/sec, 3112237 t fired, .
Time elapsed: 779 secs. Pages in use: 38
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 175/230 15/32 DLCshifumi-PT-2b-CTLFireability-08 2286504 m, 10011 m/sec, 3182968 t fired, .
Time elapsed: 784 secs. Pages in use: 38
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 180/230 16/32 DLCshifumi-PT-2b-CTLFireability-08 2357786 m, 14256 m/sec, 3282479 t fired, .
Time elapsed: 789 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 185/230 16/32 DLCshifumi-PT-2b-CTLFireability-08 2427941 m, 14031 m/sec, 3383417 t fired, .
Time elapsed: 794 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 190/230 17/32 DLCshifumi-PT-2b-CTLFireability-08 2486536 m, 11719 m/sec, 3464066 t fired, .
Time elapsed: 799 secs. Pages in use: 40
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 195/230 17/32 DLCshifumi-PT-2b-CTLFireability-08 2555654 m, 13823 m/sec, 3560951 t fired, .
Time elapsed: 804 secs. Pages in use: 40
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 200/230 18/32 DLCshifumi-PT-2b-CTLFireability-08 2628468 m, 14562 m/sec, 3656780 t fired, .
Time elapsed: 809 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 205/230 18/32 DLCshifumi-PT-2b-CTLFireability-08 2686775 m, 11661 m/sec, 3742929 t fired, .
Time elapsed: 814 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 210/230 18/32 DLCshifumi-PT-2b-CTLFireability-08 2750408 m, 12726 m/sec, 3833342 t fired, .
Time elapsed: 819 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 215/230 19/32 DLCshifumi-PT-2b-CTLFireability-08 2803229 m, 10564 m/sec, 3912014 t fired, .
Time elapsed: 824 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 220/230 19/32 DLCshifumi-PT-2b-CTLFireability-08 2861317 m, 11617 m/sec, 3990065 t fired, .
Time elapsed: 829 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 225/230 19/32 DLCshifumi-PT-2b-CTLFireability-08 2924363 m, 12609 m/sec, 4077996 t fired, .
Time elapsed: 834 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 230/230 20/32 DLCshifumi-PT-2b-CTLFireability-08 2986371 m, 12401 m/sec, 4166037 t fired, .
Time elapsed: 839 secs. Pages in use: 44
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-08 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 1 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 844 secs. Pages in use: 45
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 DLCshifumi-PT-2b-CTLFireability-07
lola: time limit : 229 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 41 (type EXCL) for 40 DLCshifumi-PT-2b-CTLFireability-08
lola: time limit : 2756 sec
lola: memory limit: 5 pages
lola: FINISHED task # 38 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-07
lola: result : false
lola: markings : 12522
lola: fired transitions : 15610
lola: time used : 2.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 4/229 1/5 DLCshifumi-PT-2b-CTLFireability-08 68100 m, -583654 m/sec, 82066 t fired, .
Time elapsed: 849 secs. Pages in use: 48
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 9/229 2/5 DLCshifumi-PT-2b-CTLFireability-08 135684 m, 13516 m/sec, 174975 t fired, .
Time elapsed: 854 secs. Pages in use: 48
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 14/229 2/5 DLCshifumi-PT-2b-CTLFireability-08 193973 m, 11657 m/sec, 257234 t fired, .
Time elapsed: 859 secs. Pages in use: 49
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 19/229 2/5 DLCshifumi-PT-2b-CTLFireability-08 263156 m, 13836 m/sec, 357323 t fired, .
Time elapsed: 864 secs. Pages in use: 49
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 24/229 3/5 DLCshifumi-PT-2b-CTLFireability-08 319221 m, 11213 m/sec, 440534 t fired, .
Time elapsed: 869 secs. Pages in use: 51
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 29/229 3/5 DLCshifumi-PT-2b-CTLFireability-08 387981 m, 13752 m/sec, 542461 t fired, .
Time elapsed: 874 secs. Pages in use: 52
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 34/229 4/5 DLCshifumi-PT-2b-CTLFireability-08 442296 m, 10863 m/sec, 618713 t fired, .
Time elapsed: 879 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 39/229 4/5 DLCshifumi-PT-2b-CTLFireability-08 506856 m, 12912 m/sec, 705266 t fired, .
Time elapsed: 884 secs. Pages in use: 54
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 44/229 4/5 DLCshifumi-PT-2b-CTLFireability-08 572987 m, 13226 m/sec, 801024 t fired, .
Time elapsed: 889 secs. Pages in use: 54
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 49/229 5/5 DLCshifumi-PT-2b-CTLFireability-08 623304 m, 10063 m/sec, 866521 t fired, .
Time elapsed: 894 secs. Pages in use: 57
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 54/229 5/5 DLCshifumi-PT-2b-CTLFireability-08 677745 m, 10888 m/sec, 939815 t fired, .
Time elapsed: 899 secs. Pages in use: 57
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 59/229 5/5 DLCshifumi-PT-2b-CTLFireability-08 735520 m, 11555 m/sec, 1025632 t fired, .
Time elapsed: 904 secs. Pages in use: 57
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 909 secs. Pages in use: 57
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 DLCshifumi-PT-2b-CTLFireability-06
lola: time limit : 244 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-06
lola: result : false
lola: markings : 335
lola: fired transitions : 335
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 DLCshifumi-PT-2b-CTLFireability-05
lola: time limit : 269 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/269 1/32 DLCshifumi-PT-2b-CTLFireability-05 88848 m, 17769 m/sec, 104991 t fired, .
Time elapsed: 914 secs. Pages in use: 57
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/269 2/32 DLCshifumi-PT-2b-CTLFireability-05 165591 m, 15348 m/sec, 197469 t fired, .
Time elapsed: 919 secs. Pages in use: 57
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/269 2/32 DLCshifumi-PT-2b-CTLFireability-05 241887 m, 15259 m/sec, 289023 t fired, .
Time elapsed: 924 secs. Pages in use: 57
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/269 2/32 DLCshifumi-PT-2b-CTLFireability-05 306152 m, 12853 m/sec, 366330 t fired, .
Time elapsed: 929 secs. Pages in use: 57
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/269 3/32 DLCshifumi-PT-2b-CTLFireability-05 369214 m, 12612 m/sec, 442392 t fired, .
Time elapsed: 934 secs. Pages in use: 58
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/269 3/32 DLCshifumi-PT-2b-CTLFireability-05 431677 m, 12492 m/sec, 517387 t fired, .
Time elapsed: 939 secs. Pages in use: 59
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/269 4/32 DLCshifumi-PT-2b-CTLFireability-05 503298 m, 14324 m/sec, 604473 t fired, .
Time elapsed: 944 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/269 4/32 DLCshifumi-PT-2b-CTLFireability-05 565445 m, 12429 m/sec, 679284 t fired, .
Time elapsed: 949 secs. Pages in use: 61
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/269 4/32 DLCshifumi-PT-2b-CTLFireability-05 631702 m, 13251 m/sec, 759402 t fired, .
Time elapsed: 954 secs. Pages in use: 61
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/269 5/32 DLCshifumi-PT-2b-CTLFireability-05 695357 m, 12731 m/sec, 836515 t fired, .
Time elapsed: 959 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/269 5/32 DLCshifumi-PT-2b-CTLFireability-05 762023 m, 13333 m/sec, 917235 t fired, .
Time elapsed: 964 secs. Pages in use: 64
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 60/269 6/32 DLCshifumi-PT-2b-CTLFireability-05 824746 m, 12544 m/sec, 993243 t fired, .
Time elapsed: 969 secs. Pages in use: 65
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 65/269 6/32 DLCshifumi-PT-2b-CTLFireability-05 893210 m, 13692 m/sec, 1075467 t fired, .
Time elapsed: 974 secs. Pages in use: 65
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 70/269 6/32 DLCshifumi-PT-2b-CTLFireability-05 959030 m, 13164 m/sec, 1154877 t fired, .
Time elapsed: 979 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 75/269 7/32 DLCshifumi-PT-2b-CTLFireability-05 1025225 m, 13239 m/sec, 1233510 t fired, .
Time elapsed: 984 secs. Pages in use: 67
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 80/269 7/32 DLCshifumi-PT-2b-CTLFireability-05 1100465 m, 15048 m/sec, 1322976 t fired, .
Time elapsed: 989 secs. Pages in use: 67
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 85/269 8/32 DLCshifumi-PT-2b-CTLFireability-05 1159642 m, 11835 m/sec, 1393971 t fired, .
Time elapsed: 994 secs. Pages in use: 69
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 90/269 8/32 DLCshifumi-PT-2b-CTLFireability-05 1228723 m, 13816 m/sec, 1476871 t fired, .
Time elapsed: 999 secs. Pages in use: 70
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 95/269 9/32 DLCshifumi-PT-2b-CTLFireability-05 1305763 m, 15408 m/sec, 1569131 t fired, .
Time elapsed: 1004 secs. Pages in use: 71
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 100/269 9/32 DLCshifumi-PT-2b-CTLFireability-05 1369999 m, 12847 m/sec, 1647079 t fired, .
Time elapsed: 1009 secs. Pages in use: 72
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 105/269 9/32 DLCshifumi-PT-2b-CTLFireability-05 1435938 m, 13187 m/sec, 1725684 t fired, .
Time elapsed: 1014 secs. Pages in use: 72
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 110/269 10/32 DLCshifumi-PT-2b-CTLFireability-05 1495419 m, 11896 m/sec, 1797485 t fired, .
Time elapsed: 1019 secs. Pages in use: 73
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 115/269 10/32 DLCshifumi-PT-2b-CTLFireability-05 1558967 m, 12709 m/sec, 1873186 t fired, .
Time elapsed: 1024 secs. Pages in use: 74
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 120/269 11/32 DLCshifumi-PT-2b-CTLFireability-05 1644443 m, 17095 m/sec, 1976106 t fired, .
Time elapsed: 1029 secs. Pages in use: 76
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 125/269 11/32 DLCshifumi-PT-2b-CTLFireability-05 1702150 m, 11541 m/sec, 2045787 t fired, .
Time elapsed: 1034 secs. Pages in use: 76
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 130/269 11/32 DLCshifumi-PT-2b-CTLFireability-05 1766366 m, 12843 m/sec, 2123163 t fired, .
Time elapsed: 1039 secs. Pages in use: 77
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 135/269 12/32 DLCshifumi-PT-2b-CTLFireability-05 1836052 m, 13937 m/sec, 2206581 t fired, .
Time elapsed: 1044 secs. Pages in use: 78
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 140/269 12/32 DLCshifumi-PT-2b-CTLFireability-05 1906371 m, 14063 m/sec, 2291099 t fired, .
Time elapsed: 1049 secs. Pages in use: 79
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 145/269 13/32 DLCshifumi-PT-2b-CTLFireability-05 1964787 m, 11683 m/sec, 2361346 t fired, .
Time elapsed: 1054 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 150/269 13/32 DLCshifumi-PT-2b-CTLFireability-05 2028680 m, 12778 m/sec, 2438921 t fired, .
Time elapsed: 1059 secs. Pages in use: 81
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 155/269 13/32 DLCshifumi-PT-2b-CTLFireability-05 2093573 m, 12978 m/sec, 2517100 t fired, .
Time elapsed: 1064 secs. Pages in use: 82
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 160/269 14/32 DLCshifumi-PT-2b-CTLFireability-05 2161936 m, 13672 m/sec, 2598834 t fired, .
Time elapsed: 1069 secs. Pages in use: 83
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 165/269 14/32 DLCshifumi-PT-2b-CTLFireability-05 2223936 m, 12400 m/sec, 2673469 t fired, .
Time elapsed: 1074 secs. Pages in use: 83
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 170/269 15/32 DLCshifumi-PT-2b-CTLFireability-05 2291640 m, 13540 m/sec, 2755166 t fired, .
Time elapsed: 1079 secs. Pages in use: 85
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 175/269 15/32 DLCshifumi-PT-2b-CTLFireability-05 2348616 m, 11395 m/sec, 2821731 t fired, .
Time elapsed: 1084 secs. Pages in use: 85
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 180/269 15/32 DLCshifumi-PT-2b-CTLFireability-05 2409781 m, 12233 m/sec, 2895258 t fired, .
Time elapsed: 1089 secs. Pages in use: 86
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 185/269 16/32 DLCshifumi-PT-2b-CTLFireability-05 2467146 m, 11473 m/sec, 2963770 t fired, .
Time elapsed: 1094 secs. Pages in use: 88
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 190/269 16/32 DLCshifumi-PT-2b-CTLFireability-05 2521262 m, 10823 m/sec, 3028412 t fired, .
Time elapsed: 1099 secs. Pages in use: 88
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 195/269 16/32 DLCshifumi-PT-2b-CTLFireability-05 2587226 m, 13192 m/sec, 3107562 t fired, .
Time elapsed: 1104 secs. Pages in use: 88
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 201/269 17/32 DLCshifumi-PT-2b-CTLFireability-05 2657408 m, 14036 m/sec, 3191925 t fired, .
Time elapsed: 1110 secs. Pages in use: 90
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 205/269 17/32 DLCshifumi-PT-2b-CTLFireability-05 2739694 m, 16457 m/sec, 3290262 t fired, .
Time elapsed: 1114 secs. Pages in use: 90
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 211/269 18/32 DLCshifumi-PT-2b-CTLFireability-05 2807523 m, 13565 m/sec, 3371343 t fired, .
Time elapsed: 1120 secs. Pages in use: 91
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 216/269 18/32 DLCshifumi-PT-2b-CTLFireability-05 2869372 m, 12369 m/sec, 3445687 t fired, .
Time elapsed: 1125 secs. Pages in use: 92
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 221/269 19/32 DLCshifumi-PT-2b-CTLFireability-05 2936120 m, 13349 m/sec, 3526538 t fired, .
Time elapsed: 1130 secs. Pages in use: 94
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 226/269 19/32 DLCshifumi-PT-2b-CTLFireability-05 2999258 m, 12627 m/sec, 3602299 t fired, .
Time elapsed: 1135 secs. Pages in use: 94
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 231/269 19/32 DLCshifumi-PT-2b-CTLFireability-05 3051798 m, 10508 m/sec, 3665359 t fired, .
Time elapsed: 1140 secs. Pages in use: 95
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 236/269 20/32 DLCshifumi-PT-2b-CTLFireability-05 3101290 m, 9898 m/sec, 3725212 t fired, .
Time elapsed: 1145 secs. Pages in use: 96
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 241/269 20/32 DLCshifumi-PT-2b-CTLFireability-05 3169569 m, 13655 m/sec, 3808573 t fired, .
Time elapsed: 1150 secs. Pages in use: 96
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 246/269 20/32 DLCshifumi-PT-2b-CTLFireability-05 3234597 m, 13005 m/sec, 3886555 t fired, .
Time elapsed: 1155 secs. Pages in use: 97
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 251/269 21/32 DLCshifumi-PT-2b-CTLFireability-05 3303491 m, 13778 m/sec, 3970050 t fired, .
Time elapsed: 1160 secs. Pages in use: 98
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 256/269 21/32 DLCshifumi-PT-2b-CTLFireability-05 3391555 m, 17612 m/sec, 4077651 t fired, .
Time elapsed: 1165 secs. Pages in use: 99
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 261/269 22/32 DLCshifumi-PT-2b-CTLFireability-05 3474463 m, 16581 m/sec, 4177648 t fired, .
Time elapsed: 1170 secs. Pages in use: 101
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 266/269 22/32 DLCshifumi-PT-2b-CTLFireability-05 3542060 m, 13519 m/sec, 4260450 t fired, .
Time elapsed: 1175 secs. Pages in use: 101
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 1 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1180 secs. Pages in use: 103
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 17 DLCshifumi-PT-2b-CTLFireability-03
lola: time limit : 268 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 32 (type EXCL) for 31 DLCshifumi-PT-2b-CTLFireability-05
lola: time limit : 2420 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/268 1/32 DLCshifumi-PT-2b-CTLFireability-03 18385 m, 3677 m/sec, 38603 t fired, .
32 CTL EXCL 3/2420 1/5 DLCshifumi-PT-2b-CTLFireability-05 27070 m, -702998 m/sec, 30752 t fired, .
Time elapsed: 1185 secs. Pages in use: 106
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 9/268 1/32 DLCshifumi-PT-2b-CTLFireability-03 56087 m, 7540 m/sec, 121621 t fired, .
32 CTL EXCL 7/241 1/5 DLCshifumi-PT-2b-CTLFireability-05 83772 m, 11340 m/sec, 98902 t fired, .
Time elapsed: 1189 secs. Pages in use: 106
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/268 1/32 DLCshifumi-PT-2b-CTLFireability-03 81362 m, 5055 m/sec, 178355 t fired, .
32 CTL EXCL 13/241 1/5 DLCshifumi-PT-2b-CTLFireability-05 113800 m, 6005 m/sec, 134954 t fired, .
Time elapsed: 1195 secs. Pages in use: 107
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/268 1/32 DLCshifumi-PT-2b-CTLFireability-03 108081 m, 5343 m/sec, 240644 t fired, .
32 CTL EXCL 18/241 2/5 DLCshifumi-PT-2b-CTLFireability-05 152754 m, 7790 m/sec, 181838 t fired, .
Time elapsed: 1200 secs. Pages in use: 108
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/268 2/32 DLCshifumi-PT-2b-CTLFireability-03 131797 m, 4743 m/sec, 298773 t fired, .
32 CTL EXCL 23/241 2/5 DLCshifumi-PT-2b-CTLFireability-05 178175 m, 5084 m/sec, 212735 t fired, .
Time elapsed: 1205 secs. Pages in use: 110
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/268 2/32 DLCshifumi-PT-2b-CTLFireability-03 158060 m, 5252 m/sec, 359460 t fired, .
32 CTL EXCL 28/241 2/5 DLCshifumi-PT-2b-CTLFireability-05 210264 m, 6417 m/sec, 251183 t fired, .
Time elapsed: 1210 secs. Pages in use: 111
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/268 2/32 DLCshifumi-PT-2b-CTLFireability-03 182799 m, 4947 m/sec, 419184 t fired, .
32 CTL EXCL 33/241 2/5 DLCshifumi-PT-2b-CTLFireability-05 242888 m, 6524 m/sec, 290234 t fired, .
Time elapsed: 1215 secs. Pages in use: 111
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/268 2/32 DLCshifumi-PT-2b-CTLFireability-03 200089 m, 3458 m/sec, 462307 t fired, .
32 CTL EXCL 38/241 2/5 DLCshifumi-PT-2b-CTLFireability-05 268813 m, 5185 m/sec, 321205 t fired, .
Time elapsed: 1220 secs. Pages in use: 111
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/268 2/32 DLCshifumi-PT-2b-CTLFireability-03 224953 m, 4972 m/sec, 523138 t fired, .
32 CTL EXCL 43/241 2/5 DLCshifumi-PT-2b-CTLFireability-05 301888 m, 6615 m/sec, 361185 t fired, .
Time elapsed: 1225 secs. Pages in use: 111
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/268 2/32 DLCshifumi-PT-2b-CTLFireability-03 246416 m, 4292 m/sec, 576262 t fired, .
32 CTL EXCL 48/241 3/5 DLCshifumi-PT-2b-CTLFireability-05 329969 m, 5616 m/sec, 395042 t fired, .
Time elapsed: 1230 secs. Pages in use: 112
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/268 3/32 DLCshifumi-PT-2b-CTLFireability-03 266753 m, 4067 m/sec, 625033 t fired, .
32 CTL EXCL 53/241 3/5 DLCshifumi-PT-2b-CTLFireability-05 355123 m, 5030 m/sec, 425283 t fired, .
Time elapsed: 1235 secs. Pages in use: 115
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 60/268 3/32 DLCshifumi-PT-2b-CTLFireability-03 286401 m, 3929 m/sec, 672406 t fired, .
32 CTL EXCL 58/241 3/5 DLCshifumi-PT-2b-CTLFireability-05 376893 m, 4354 m/sec, 451681 t fired, .
Time elapsed: 1240 secs. Pages in use: 116
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 65/268 3/32 DLCshifumi-PT-2b-CTLFireability-03 313456 m, 5411 m/sec, 739780 t fired, .
32 CTL EXCL 63/241 3/5 DLCshifumi-PT-2b-CTLFireability-05 408573 m, 6336 m/sec, 489427 t fired, .
Time elapsed: 1245 secs. Pages in use: 116
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 70/268 3/32 DLCshifumi-PT-2b-CTLFireability-03 335802 m, 4469 m/sec, 796666 t fired, .
32 CTL EXCL 68/241 3/5 DLCshifumi-PT-2b-CTLFireability-05 437197 m, 5724 m/sec, 523994 t fired, .
Time elapsed: 1250 secs. Pages in use: 116
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 75/268 3/32 DLCshifumi-PT-2b-CTLFireability-03 349667 m, 2773 m/sec, 832157 t fired, .
32 CTL EXCL 73/241 3/5 DLCshifumi-PT-2b-CTLFireability-05 450312 m, 2623 m/sec, 539675 t fired, .
Time elapsed: 1255 secs. Pages in use: 116
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 80/268 3/32 DLCshifumi-PT-2b-CTLFireability-03 366121 m, 3290 m/sec, 874766 t fired, .
32 CTL EXCL 78/241 3/5 DLCshifumi-PT-2b-CTLFireability-05 469937 m, 3925 m/sec, 563576 t fired, .
Time elapsed: 1260 secs. Pages in use: 116
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 85/268 3/32 DLCshifumi-PT-2b-CTLFireability-03 385395 m, 3854 m/sec, 920316 t fired, .
32 CTL EXCL 83/241 4/5 DLCshifumi-PT-2b-CTLFireability-05 494556 m, 4923 m/sec, 593802 t fired, .
Time elapsed: 1265 secs. Pages in use: 117
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 90/268 3/32 DLCshifumi-PT-2b-CTLFireability-03 406769 m, 4274 m/sec, 972539 t fired, .
32 CTL EXCL 88/241 4/5 DLCshifumi-PT-2b-CTLFireability-05 523257 m, 5740 m/sec, 628131 t fired, .
Time elapsed: 1270 secs. Pages in use: 119
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 95/268 3/32 DLCshifumi-PT-2b-CTLFireability-03 425389 m, 3724 m/sec, 1017499 t fired, .
32 CTL EXCL 93/241 4/5 DLCshifumi-PT-2b-CTLFireability-05 548521 m, 5052 m/sec, 658542 t fired, .
Time elapsed: 1275 secs. Pages in use: 119
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 100/268 4/32 DLCshifumi-PT-2b-CTLFireability-03 444788 m, 3879 m/sec, 1063424 t fired, .
32 CTL EXCL 98/241 4/5 DLCshifumi-PT-2b-CTLFireability-05 576842 m, 5664 m/sec, 692697 t fired, .
Time elapsed: 1280 secs. Pages in use: 120
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 105/268 4/32 DLCshifumi-PT-2b-CTLFireability-03 467289 m, 4500 m/sec, 1116262 t fired, .
32 CTL EXCL 103/241 4/5 DLCshifumi-PT-2b-CTLFireability-05 615167 m, 7665 m/sec, 739276 t fired, .
Time elapsed: 1285 secs. Pages in use: 120
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 110/268 4/32 DLCshifumi-PT-2b-CTLFireability-03 496102 m, 5762 m/sec, 1183313 t fired, .
32 CTL EXCL 108/241 5/5 DLCshifumi-PT-2b-CTLFireability-05 647636 m, 6493 m/sec, 778655 t fired, .
Time elapsed: 1290 secs. Pages in use: 121
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 115/268 4/32 DLCshifumi-PT-2b-CTLFireability-03 515204 m, 3820 m/sec, 1227946 t fired, .
32 CTL EXCL 113/241 5/5 DLCshifumi-PT-2b-CTLFireability-05 666416 m, 3756 m/sec, 801329 t fired, .
Time elapsed: 1295 secs. Pages in use: 121
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 120/268 4/32 DLCshifumi-PT-2b-CTLFireability-03 533348 m, 3628 m/sec, 1270900 t fired, .
32 CTL EXCL 118/241 5/5 DLCshifumi-PT-2b-CTLFireability-05 689506 m, 4618 m/sec, 829441 t fired, .
Time elapsed: 1300 secs. Pages in use: 123
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 125/268 4/32 DLCshifumi-PT-2b-CTLFireability-03 556314 m, 4593 m/sec, 1328177 t fired, .
32 CTL EXCL 123/241 5/5 DLCshifumi-PT-2b-CTLFireability-05 719174 m, 5933 m/sec, 865590 t fired, .
Time elapsed: 1305 secs. Pages in use: 124
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 130/268 4/32 DLCshifumi-PT-2b-CTLFireability-03 576657 m, 4068 m/sec, 1378392 t fired, .
32 CTL EXCL 128/241 5/5 DLCshifumi-PT-2b-CTLFireability-05 741323 m, 4429 m/sec, 892218 t fired, .
Time elapsed: 1310 secs. Pages in use: 124
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 135/268 5/32 DLCshifumi-PT-2b-CTLFireability-03 602833 m, 5235 m/sec, 1437243 t fired, .
32 CTL EXCL 133/241 5/5 DLCshifumi-PT-2b-CTLFireability-05 770168 m, 5769 m/sec, 927244 t fired, .
Time elapsed: 1315 secs. Pages in use: 125
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 140/268 5/32 DLCshifumi-PT-2b-CTLFireability-03 622870 m, 4007 m/sec, 1484101 t fired, .
32 CTL EXCL 138/241 5/5 DLCshifumi-PT-2b-CTLFireability-05 797948 m, 5556 m/sec, 960858 t fired, .
Time elapsed: 1320 secs. Pages in use: 125
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 145/268 5/32 DLCshifumi-PT-2b-CTLFireability-03 651063 m, 5638 m/sec, 1548822 t fired, .
Time elapsed: 1325 secs. Pages in use: 125
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 150/268 5/32 DLCshifumi-PT-2b-CTLFireability-03 686870 m, 7161 m/sec, 1635375 t fired, .
Time elapsed: 1330 secs. Pages in use: 125
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 155/268 5/32 DLCshifumi-PT-2b-CTLFireability-03 721930 m, 7012 m/sec, 1723423 t fired, .
Time elapsed: 1335 secs. Pages in use: 125
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 160/268 5/32 DLCshifumi-PT-2b-CTLFireability-03 751998 m, 6013 m/sec, 1797359 t fired, .
Time elapsed: 1340 secs. Pages in use: 125
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 165/268 6/32 DLCshifumi-PT-2b-CTLFireability-03 789924 m, 7585 m/sec, 1893061 t fired, .
Time elapsed: 1345 secs. Pages in use: 126
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 170/268 6/32 DLCshifumi-PT-2b-CTLFireability-03 828509 m, 7717 m/sec, 1989493 t fired, .
Time elapsed: 1350 secs. Pages in use: 127
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 175/268 6/32 DLCshifumi-PT-2b-CTLFireability-03 854794 m, 5257 m/sec, 2052674 t fired, .
Time elapsed: 1355 secs. Pages in use: 128
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 180/268 6/32 DLCshifumi-PT-2b-CTLFireability-03 894854 m, 8012 m/sec, 2147538 t fired, .
Time elapsed: 1360 secs. Pages in use: 128
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 185/268 7/32 DLCshifumi-PT-2b-CTLFireability-03 923066 m, 5642 m/sec, 2216919 t fired, .
Time elapsed: 1365 secs. Pages in use: 129
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 190/268 7/32 DLCshifumi-PT-2b-CTLFireability-03 961666 m, 7720 m/sec, 2309418 t fired, .
Time elapsed: 1370 secs. Pages in use: 132
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 195/268 7/32 DLCshifumi-PT-2b-CTLFireability-03 998151 m, 7297 m/sec, 2397574 t fired, .
Time elapsed: 1375 secs. Pages in use: 132
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 200/268 7/32 DLCshifumi-PT-2b-CTLFireability-03 1028061 m, 5982 m/sec, 2471715 t fired, .
Time elapsed: 1380 secs. Pages in use: 133
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 205/268 7/32 DLCshifumi-PT-2b-CTLFireability-03 1060921 m, 6572 m/sec, 2550179 t fired, .
Time elapsed: 1385 secs. Pages in use: 134
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 210/268 8/32 DLCshifumi-PT-2b-CTLFireability-03 1089737 m, 5763 m/sec, 2617658 t fired, .
Time elapsed: 1390 secs. Pages in use: 135
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 215/268 8/32 DLCshifumi-PT-2b-CTLFireability-03 1126572 m, 7367 m/sec, 2705014 t fired, .
Time elapsed: 1395 secs. Pages in use: 135
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 220/268 8/32 DLCshifumi-PT-2b-CTLFireability-03 1155211 m, 5727 m/sec, 2773364 t fired, .
Time elapsed: 1400 secs. Pages in use: 136
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 225/268 8/32 DLCshifumi-PT-2b-CTLFireability-03 1182470 m, 5451 m/sec, 2837189 t fired, .
Time elapsed: 1405 secs. Pages in use: 138
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 230/268 8/32 DLCshifumi-PT-2b-CTLFireability-03 1214429 m, 6391 m/sec, 2914914 t fired, .
Time elapsed: 1410 secs. Pages in use: 138
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 235/268 8/32 DLCshifumi-PT-2b-CTLFireability-03 1242674 m, 5649 m/sec, 2981772 t fired, .
Time elapsed: 1415 secs. Pages in use: 139
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 240/268 9/32 DLCshifumi-PT-2b-CTLFireability-03 1273310 m, 6127 m/sec, 3054742 t fired, .
Time elapsed: 1420 secs. Pages in use: 141
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 245/268 9/32 DLCshifumi-PT-2b-CTLFireability-03 1306195 m, 6577 m/sec, 3133960 t fired, .
Time elapsed: 1425 secs. Pages in use: 141
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 250/268 9/32 DLCshifumi-PT-2b-CTLFireability-03 1338531 m, 6467 m/sec, 3211585 t fired, .
Time elapsed: 1430 secs. Pages in use: 142
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 255/268 9/32 DLCshifumi-PT-2b-CTLFireability-03 1365001 m, 5294 m/sec, 3272460 t fired, .
Time elapsed: 1435 secs. Pages in use: 142
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 260/268 9/32 DLCshifumi-PT-2b-CTLFireability-03 1390230 m, 5045 m/sec, 3333977 t fired, .
Time elapsed: 1440 secs. Pages in use: 143
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 265/268 10/32 DLCshifumi-PT-2b-CTLFireability-03 1426554 m, 7264 m/sec, 3421417 t fired, .
Time elapsed: 1445 secs. Pages in use: 146
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-03 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 1 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1450 secs. Pages in use: 146
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 15 (type EXCL) for 14 DLCshifumi-PT-2b-CTLFireability-02
lola: time limit : 268 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 22 (type EXCL) for 17 DLCshifumi-PT-2b-CTLFireability-03
lola: time limit : 2150 sec
lola: memory limit: 5 pages
lola: FINISHED task # 15 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-02
lola: result : false
lola: markings : 2564
lola: fired transitions : 2664
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 4/268 1/5 DLCshifumi-PT-2b-CTLFireability-03 20076 m, -281295 m/sec, 42151 t fired, .
Time elapsed: 1455 secs. Pages in use: 149
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 9/268 1/5 DLCshifumi-PT-2b-CTLFireability-03 44044 m, 4793 m/sec, 95132 t fired, .
Time elapsed: 1460 secs. Pages in use: 149
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 14/268 1/5 DLCshifumi-PT-2b-CTLFireability-03 68788 m, 4948 m/sec, 150099 t fired, .
Time elapsed: 1465 secs. Pages in use: 149
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 19/268 1/5 DLCshifumi-PT-2b-CTLFireability-03 93209 m, 4884 m/sec, 206091 t fired, .
Time elapsed: 1470 secs. Pages in use: 150
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 24/268 1/5 DLCshifumi-PT-2b-CTLFireability-03 115371 m, 4432 m/sec, 258838 t fired, .
Time elapsed: 1475 secs. Pages in use: 150
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 29/268 2/5 DLCshifumi-PT-2b-CTLFireability-03 137417 m, 4409 m/sec, 312982 t fired, .
Time elapsed: 1480 secs. Pages in use: 151
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 34/268 2/5 DLCshifumi-PT-2b-CTLFireability-03 158889 m, 4294 m/sec, 361743 t fired, .
Time elapsed: 1485 secs. Pages in use: 152
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 39/268 2/5 DLCshifumi-PT-2b-CTLFireability-03 194808 m, 7183 m/sec, 448779 t fired, .
Time elapsed: 1490 secs. Pages in use: 152
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 44/268 2/5 DLCshifumi-PT-2b-CTLFireability-03 214025 m, 3843 m/sec, 495460 t fired, .
Time elapsed: 1495 secs. Pages in use: 155
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 49/268 2/5 DLCshifumi-PT-2b-CTLFireability-03 230863 m, 3367 m/sec, 537121 t fired, .
Time elapsed: 1500 secs. Pages in use: 155
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 54/268 2/5 DLCshifumi-PT-2b-CTLFireability-03 251780 m, 4183 m/sec, 589530 t fired, .
Time elapsed: 1505 secs. Pages in use: 155
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 59/268 3/5 DLCshifumi-PT-2b-CTLFireability-03 272077 m, 4059 m/sec, 638565 t fired, .
Time elapsed: 1510 secs. Pages in use: 157
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 64/268 3/5 DLCshifumi-PT-2b-CTLFireability-03 291434 m, 3871 m/sec, 685365 t fired, .
Time elapsed: 1515 secs. Pages in use: 157
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 69/268 3/5 DLCshifumi-PT-2b-CTLFireability-03 314541 m, 4621 m/sec, 742884 t fired, .
Time elapsed: 1520 secs. Pages in use: 159
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 74/268 3/5 DLCshifumi-PT-2b-CTLFireability-03 331441 m, 3380 m/sec, 786103 t fired, .
Time elapsed: 1525 secs. Pages in use: 159
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 79/268 3/5 DLCshifumi-PT-2b-CTLFireability-03 353689 m, 4449 m/sec, 841676 t fired, .
Time elapsed: 1530 secs. Pages in use: 159
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 84/268 3/5 DLCshifumi-PT-2b-CTLFireability-03 372803 m, 3822 m/sec, 890339 t fired, .
Time elapsed: 1535 secs. Pages in use: 160
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 89/268 3/5 DLCshifumi-PT-2b-CTLFireability-03 393736 m, 4186 m/sec, 940641 t fired, .
Time elapsed: 1540 secs. Pages in use: 160
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 94/268 3/5 DLCshifumi-PT-2b-CTLFireability-03 412215 m, 3695 m/sec, 985815 t fired, .
Time elapsed: 1545 secs. Pages in use: 163
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 99/268 4/5 DLCshifumi-PT-2b-CTLFireability-03 433653 m, 4287 m/sec, 1037810 t fired, .
Time elapsed: 1550 secs. Pages in use: 164
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 104/268 4/5 DLCshifumi-PT-2b-CTLFireability-03 454082 m, 4085 m/sec, 1084416 t fired, .
Time elapsed: 1555 secs. Pages in use: 164
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 109/268 4/5 DLCshifumi-PT-2b-CTLFireability-03 482466 m, 5676 m/sec, 1151259 t fired, .
Time elapsed: 1560 secs. Pages in use: 164
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 114/268 4/5 DLCshifumi-PT-2b-CTLFireability-03 507108 m, 4928 m/sec, 1208544 t fired, .
Time elapsed: 1565 secs. Pages in use: 165
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 119/268 4/5 DLCshifumi-PT-2b-CTLFireability-03 522211 m, 3020 m/sec, 1244564 t fired, .
Time elapsed: 1570 secs. Pages in use: 166
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 125/268 4/5 DLCshifumi-PT-2b-CTLFireability-03 545712 m, 4700 m/sec, 1300840 t fired, .
Time elapsed: 1576 secs. Pages in use: 166
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 130/268 4/5 DLCshifumi-PT-2b-CTLFireability-03 562015 m, 3260 m/sec, 1341893 t fired, .
Time elapsed: 1581 secs. Pages in use: 167
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 135/268 4/5 DLCshifumi-PT-2b-CTLFireability-03 579764 m, 3549 m/sec, 1386523 t fired, .
Time elapsed: 1586 secs. Pages in use: 167
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 140/268 5/5 DLCshifumi-PT-2b-CTLFireability-03 602475 m, 4542 m/sec, 1436502 t fired, .
Time elapsed: 1591 secs. Pages in use: 168
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 145/268 5/5 DLCshifumi-PT-2b-CTLFireability-03 621561 m, 3817 m/sec, 1480796 t fired, .
Time elapsed: 1596 secs. Pages in use: 169
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 150/268 5/5 DLCshifumi-PT-2b-CTLFireability-03 643332 m, 4354 m/sec, 1530684 t fired, .
Time elapsed: 1601 secs. Pages in use: 169
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 155/268 5/5 DLCshifumi-PT-2b-CTLFireability-03 662415 m, 3816 m/sec, 1575644 t fired, .
Time elapsed: 1606 secs. Pages in use: 171
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 160/268 5/5 DLCshifumi-PT-2b-CTLFireability-03 676790 m, 2875 m/sec, 1610883 t fired, .
Time elapsed: 1611 secs. Pages in use: 171
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 165/268 5/5 DLCshifumi-PT-2b-CTLFireability-03 696559 m, 3953 m/sec, 1659760 t fired, .
Time elapsed: 1616 secs. Pages in use: 171
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 170/268 5/5 DLCshifumi-PT-2b-CTLFireability-03 714860 m, 3660 m/sec, 1706473 t fired, .
Time elapsed: 1621 secs. Pages in use: 171
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 175/268 5/5 DLCshifumi-PT-2b-CTLFireability-03 732485 m, 3525 m/sec, 1748435 t fired, .
Time elapsed: 1626 secs. Pages in use: 172
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1631 secs. Pages in use: 173
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 12 (type EXCL) for 11 DLCshifumi-PT-2b-CTLFireability-01
lola: time limit : 281 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 5/281 1/32 DLCshifumi-PT-2b-CTLFireability-01 51328 m, 10265 m/sec, 60651 t fired, .
Time elapsed: 1636 secs. Pages in use: 173
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 10/281 1/32 DLCshifumi-PT-2b-CTLFireability-01 104799 m, 10694 m/sec, 129264 t fired, .
Time elapsed: 1641 secs. Pages in use: 173
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 15/281 2/32 DLCshifumi-PT-2b-CTLFireability-01 160179 m, 11076 m/sec, 208100 t fired, .
Time elapsed: 1646 secs. Pages in use: 173
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 20/281 2/32 DLCshifumi-PT-2b-CTLFireability-01 190132 m, 5990 m/sec, 251263 t fired, .
Time elapsed: 1651 secs. Pages in use: 173
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 25/281 2/32 DLCshifumi-PT-2b-CTLFireability-01 203430 m, 2659 m/sec, 271203 t fired, .
Time elapsed: 1656 secs. Pages in use: 173
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 30/281 2/32 DLCshifumi-PT-2b-CTLFireability-01 221917 m, 3697 m/sec, 297687 t fired, .
Time elapsed: 1661 secs. Pages in use: 173
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 35/281 2/32 DLCshifumi-PT-2b-CTLFireability-01 244922 m, 4601 m/sec, 331795 t fired, .
Time elapsed: 1666 secs. Pages in use: 175
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 40/281 3/32 DLCshifumi-PT-2b-CTLFireability-01 266751 m, 4365 m/sec, 362554 t fired, .
Time elapsed: 1671 secs. Pages in use: 176
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 45/281 3/32 DLCshifumi-PT-2b-CTLFireability-01 289682 m, 4586 m/sec, 395320 t fired, .
Time elapsed: 1676 secs. Pages in use: 176
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 50/281 3/32 DLCshifumi-PT-2b-CTLFireability-01 303078 m, 2679 m/sec, 415013 t fired, .
Time elapsed: 1681 secs. Pages in use: 176
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 55/281 3/32 DLCshifumi-PT-2b-CTLFireability-01 329949 m, 5374 m/sec, 456510 t fired, .
Time elapsed: 1686 secs. Pages in use: 177
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 60/281 3/32 DLCshifumi-PT-2b-CTLFireability-01 352711 m, 4552 m/sec, 491544 t fired, .
Time elapsed: 1691 secs. Pages in use: 177
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 65/281 3/32 DLCshifumi-PT-2b-CTLFireability-01 370820 m, 3621 m/sec, 518289 t fired, .
Time elapsed: 1696 secs. Pages in use: 178
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 70/281 3/32 DLCshifumi-PT-2b-CTLFireability-01 388615 m, 3559 m/sec, 543547 t fired, .
Time elapsed: 1701 secs. Pages in use: 178
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 75/281 3/32 DLCshifumi-PT-2b-CTLFireability-01 405226 m, 3322 m/sec, 567959 t fired, .
Time elapsed: 1706 secs. Pages in use: 179
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 80/281 3/32 DLCshifumi-PT-2b-CTLFireability-01 425418 m, 4038 m/sec, 596709 t fired, .
Time elapsed: 1711 secs. Pages in use: 179
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 85/281 4/32 DLCshifumi-PT-2b-CTLFireability-01 459464 m, 6809 m/sec, 642139 t fired, .
Time elapsed: 1716 secs. Pages in use: 181
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 90/281 4/32 DLCshifumi-PT-2b-CTLFireability-01 480801 m, 4267 m/sec, 670262 t fired, .
Time elapsed: 1721 secs. Pages in use: 181
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 95/281 4/32 DLCshifumi-PT-2b-CTLFireability-01 505802 m, 5000 m/sec, 703734 t fired, .
Time elapsed: 1726 secs. Pages in use: 182
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 100/281 4/32 DLCshifumi-PT-2b-CTLFireability-01 545884 m, 8016 m/sec, 759694 t fired, .
Time elapsed: 1731 secs. Pages in use: 183
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 105/281 4/32 DLCshifumi-PT-2b-CTLFireability-01 573530 m, 5529 m/sec, 802045 t fired, .
Time elapsed: 1736 secs. Pages in use: 183
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 110/281 5/32 DLCshifumi-PT-2b-CTLFireability-01 607060 m, 6706 m/sec, 843680 t fired, .
Time elapsed: 1741 secs. Pages in use: 186
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 115/281 5/32 DLCshifumi-PT-2b-CTLFireability-01 625846 m, 3757 m/sec, 869146 t fired, .
Time elapsed: 1746 secs. Pages in use: 187
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 120/281 5/32 DLCshifumi-PT-2b-CTLFireability-01 650781 m, 4987 m/sec, 900997 t fired, .
Time elapsed: 1751 secs. Pages in use: 187
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 125/281 5/32 DLCshifumi-PT-2b-CTLFireability-01 676520 m, 5147 m/sec, 937928 t fired, .
Time elapsed: 1756 secs. Pages in use: 187
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 130/281 5/32 DLCshifumi-PT-2b-CTLFireability-01 695723 m, 3840 m/sec, 966154 t fired, .
Time elapsed: 1761 secs. Pages in use: 188
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 135/281 5/32 DLCshifumi-PT-2b-CTLFireability-01 722711 m, 5397 m/sec, 1006142 t fired, .
Time elapsed: 1766 secs. Pages in use: 189
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 140/281 5/32 DLCshifumi-PT-2b-CTLFireability-01 746360 m, 4729 m/sec, 1041615 t fired, .
Time elapsed: 1771 secs. Pages in use: 190
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 145/281 6/32 DLCshifumi-PT-2b-CTLFireability-01 771578 m, 5043 m/sec, 1079187 t fired, .
Time elapsed: 1776 secs. Pages in use: 191
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 150/281 6/32 DLCshifumi-PT-2b-CTLFireability-01 792932 m, 4270 m/sec, 1111912 t fired, .
Time elapsed: 1781 secs. Pages in use: 192
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 155/281 6/32 DLCshifumi-PT-2b-CTLFireability-01 812131 m, 3839 m/sec, 1140616 t fired, .
Time elapsed: 1786 secs. Pages in use: 192
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 160/281 6/32 DLCshifumi-PT-2b-CTLFireability-01 828662 m, 3306 m/sec, 1165334 t fired, .
Time elapsed: 1791 secs. Pages in use: 193
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 165/281 6/32 DLCshifumi-PT-2b-CTLFireability-01 850027 m, 4273 m/sec, 1195067 t fired, .
Time elapsed: 1796 secs. Pages in use: 193
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 170/281 6/32 DLCshifumi-PT-2b-CTLFireability-01 873748 m, 4744 m/sec, 1228281 t fired, .
Time elapsed: 1801 secs. Pages in use: 194
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 175/281 6/32 DLCshifumi-PT-2b-CTLFireability-01 897395 m, 4729 m/sec, 1259738 t fired, .
Time elapsed: 1806 secs. Pages in use: 194
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 180/281 7/32 DLCshifumi-PT-2b-CTLFireability-01 922396 m, 5000 m/sec, 1296974 t fired, .
Time elapsed: 1811 secs. Pages in use: 195
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 185/281 7/32 DLCshifumi-PT-2b-CTLFireability-01 941587 m, 3838 m/sec, 1323260 t fired, .
Time elapsed: 1816 secs. Pages in use: 195
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 190/281 7/32 DLCshifumi-PT-2b-CTLFireability-01 964589 m, 4600 m/sec, 1356447 t fired, .
Time elapsed: 1821 secs. Pages in use: 197
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 195/281 7/32 DLCshifumi-PT-2b-CTLFireability-01 988631 m, 4808 m/sec, 1390464 t fired, .
Time elapsed: 1826 secs. Pages in use: 198
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 200/281 7/32 DLCshifumi-PT-2b-CTLFireability-01 1021950 m, 6663 m/sec, 1438487 t fired, .
Time elapsed: 1831 secs. Pages in use: 198
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 205/281 7/32 DLCshifumi-PT-2b-CTLFireability-01 1045960 m, 4802 m/sec, 1471531 t fired, .
Time elapsed: 1836 secs. Pages in use: 199
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 210/281 7/32 DLCshifumi-PT-2b-CTLFireability-01 1067035 m, 4215 m/sec, 1500157 t fired, .
Time elapsed: 1841 secs. Pages in use: 199
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 215/281 8/32 DLCshifumi-PT-2b-CTLFireability-01 1087048 m, 4002 m/sec, 1528016 t fired, .
Time elapsed: 1846 secs. Pages in use: 201
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 220/281 8/32 DLCshifumi-PT-2b-CTLFireability-01 1106863 m, 3963 m/sec, 1556180 t fired, .
Time elapsed: 1851 secs. Pages in use: 202
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 225/281 8/32 DLCshifumi-PT-2b-CTLFireability-01 1141082 m, 6843 m/sec, 1601230 t fired, .
Time elapsed: 1856 secs. Pages in use: 203
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 230/281 8/32 DLCshifumi-PT-2b-CTLFireability-01 1159761 m, 3735 m/sec, 1627911 t fired, .
Time elapsed: 1861 secs. Pages in use: 203
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 235/281 8/32 DLCshifumi-PT-2b-CTLFireability-01 1180878 m, 4223 m/sec, 1656033 t fired, .
Time elapsed: 1866 secs. Pages in use: 203
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 240/281 8/32 DLCshifumi-PT-2b-CTLFireability-01 1196800 m, 3184 m/sec, 1679201 t fired, .
Time elapsed: 1871 secs. Pages in use: 203
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 245/281 8/32 DLCshifumi-PT-2b-CTLFireability-01 1218671 m, 4374 m/sec, 1708729 t fired, .
Time elapsed: 1876 secs. Pages in use: 203
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 250/281 8/32 DLCshifumi-PT-2b-CTLFireability-01 1237967 m, 3859 m/sec, 1736328 t fired, .
Time elapsed: 1881 secs. Pages in use: 205
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 255/281 9/32 DLCshifumi-PT-2b-CTLFireability-01 1261562 m, 4719 m/sec, 1768870 t fired, .
Time elapsed: 1886 secs. Pages in use: 207
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 260/281 9/32 DLCshifumi-PT-2b-CTLFireability-01 1280511 m, 3789 m/sec, 1796380 t fired, .
Time elapsed: 1891 secs. Pages in use: 207
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 265/281 9/32 DLCshifumi-PT-2b-CTLFireability-01 1303038 m, 4505 m/sec, 1826857 t fired, .
Time elapsed: 1896 secs. Pages in use: 207
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 270/281 9/32 DLCshifumi-PT-2b-CTLFireability-01 1321457 m, 3683 m/sec, 1851826 t fired, .
Time elapsed: 1901 secs. Pages in use: 208
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 275/281 9/32 DLCshifumi-PT-2b-CTLFireability-01 1342428 m, 4194 m/sec, 1880872 t fired, .
Time elapsed: 1906 secs. Pages in use: 208
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 280/281 9/32 DLCshifumi-PT-2b-CTLFireability-01 1358578 m, 3230 m/sec, 1902409 t fired, .
Time elapsed: 1911 secs. Pages in use: 208
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 12 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-01 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 1 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1916 secs. Pages in use: 210
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 9 (type EXCL) for 0 DLCshifumi-PT-2b-CTLFireability-00
lola: time limit : 280 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 12 (type EXCL) for 11 DLCshifumi-PT-2b-CTLFireability-01
lola: time limit : 1684 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 1 0 3 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 7/280 1/32 DLCshifumi-PT-2b-CTLFireability-00 --
12 CTL EXCL 0/1684 0/5 DLCshifumi-PT-2b-CTLFireability-01 --
Time elapsed: 1923 secs. Pages in use: 211
# running tasks: 2 of 4 Visible: 16
lola: FINISHED task # 9 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-00
lola: result : false
lola: time used : 7.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 5/279 1/5 DLCshifumi-PT-2b-CTLFireability-01 48641 m, -261987 m/sec, 57420 t fired, .
Time elapsed: 1928 secs. Pages in use: 211
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 10/279 1/5 DLCshifumi-PT-2b-CTLFireability-01 107539 m, 11779 m/sec, 133446 t fired, .
Time elapsed: 1933 secs. Pages in use: 211
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 15/279 2/5 DLCshifumi-PT-2b-CTLFireability-01 155452 m, 9582 m/sec, 200772 t fired, .
Time elapsed: 1938 secs. Pages in use: 215
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 20/279 2/5 DLCshifumi-PT-2b-CTLFireability-01 192194 m, 7348 m/sec, 254257 t fired, .
Time elapsed: 1943 secs. Pages in use: 216
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 25/279 2/5 DLCshifumi-PT-2b-CTLFireability-01 236582 m, 8877 m/sec, 318852 t fired, .
Time elapsed: 1948 secs. Pages in use: 216
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 30/279 3/5 DLCshifumi-PT-2b-CTLFireability-01 267993 m, 6282 m/sec, 364729 t fired, .
Time elapsed: 1953 secs. Pages in use: 217
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 35/279 3/5 DLCshifumi-PT-2b-CTLFireability-01 310859 m, 8573 m/sec, 427969 t fired, .
Time elapsed: 1958 secs. Pages in use: 218
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 40/279 3/5 DLCshifumi-PT-2b-CTLFireability-01 331222 m, 4072 m/sec, 458281 t fired, .
Time elapsed: 1963 secs. Pages in use: 220
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 45/279 3/5 DLCshifumi-PT-2b-CTLFireability-01 350015 m, 3758 m/sec, 486937 t fired, .
Time elapsed: 1968 secs. Pages in use: 220
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 50/279 3/5 DLCshifumi-PT-2b-CTLFireability-01 370768 m, 4150 m/sec, 518236 t fired, .
Time elapsed: 1973 secs. Pages in use: 220
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 55/279 3/5 DLCshifumi-PT-2b-CTLFireability-01 391466 m, 4139 m/sec, 547306 t fired, .
Time elapsed: 1978 secs. Pages in use: 220
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 60/279 3/5 DLCshifumi-PT-2b-CTLFireability-01 425578 m, 6822 m/sec, 597033 t fired, .
Time elapsed: 1983 secs. Pages in use: 220
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 65/279 4/5 DLCshifumi-PT-2b-CTLFireability-01 450651 m, 5014 m/sec, 630091 t fired, .
Time elapsed: 1988 secs. Pages in use: 221
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 70/279 4/5 DLCshifumi-PT-2b-CTLFireability-01 478246 m, 5519 m/sec, 666587 t fired, .
Time elapsed: 1993 secs. Pages in use: 222
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 75/279 4/5 DLCshifumi-PT-2b-CTLFireability-01 508201 m, 5991 m/sec, 706789 t fired, .
Time elapsed: 1998 secs. Pages in use: 225
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 80/279 4/5 DLCshifumi-PT-2b-CTLFireability-01 534125 m, 5184 m/sec, 743324 t fired, .
Time elapsed: 2003 secs. Pages in use: 225
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 85/279 4/5 DLCshifumi-PT-2b-CTLFireability-01 551062 m, 3387 m/sec, 768437 t fired, .
Time elapsed: 2008 secs. Pages in use: 225
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 90/279 4/5 DLCshifumi-PT-2b-CTLFireability-01 569917 m, 3771 m/sec, 795701 t fired, .
Time elapsed: 2013 secs. Pages in use: 225
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 95/279 4/5 DLCshifumi-PT-2b-CTLFireability-01 589696 m, 3955 m/sec, 821936 t fired, .
Time elapsed: 2018 secs. Pages in use: 226
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 100/279 5/5 DLCshifumi-PT-2b-CTLFireability-01 612361 m, 4533 m/sec, 850235 t fired, .
Time elapsed: 2023 secs. Pages in use: 228
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 105/279 5/5 DLCshifumi-PT-2b-CTLFireability-01 639991 m, 5526 m/sec, 886163 t fired, .
Time elapsed: 2028 secs. Pages in use: 228
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 110/279 5/5 DLCshifumi-PT-2b-CTLFireability-01 657749 m, 3551 m/sec, 910539 t fired, .
Time elapsed: 2033 secs. Pages in use: 228
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 115/279 5/5 DLCshifumi-PT-2b-CTLFireability-01 678441 m, 4138 m/sec, 940569 t fired, .
Time elapsed: 2038 secs. Pages in use: 229
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 120/279 5/5 DLCshifumi-PT-2b-CTLFireability-01 707516 m, 5815 m/sec, 984770 t fired, .
Time elapsed: 2043 secs. Pages in use: 230
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 125/279 5/5 DLCshifumi-PT-2b-CTLFireability-01 723767 m, 3250 m/sec, 1007491 t fired, .
Time elapsed: 2048 secs. Pages in use: 230
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 130/279 5/5 DLCshifumi-PT-2b-CTLFireability-01 746114 m, 4469 m/sec, 1041270 t fired, .
Time elapsed: 2053 secs. Pages in use: 230
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 12 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 2 0 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2058 secs. Pages in use: 231
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 0 DLCshifumi-PT-2b-CTLFireability-00
lola: time limit : 308 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/308 1/32 DLCshifumi-PT-2b-CTLFireability-00 85415 m, 17083 m/sec, 100994 t fired, .
Time elapsed: 2063 secs. Pages in use: 231
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/308 1/32 DLCshifumi-PT-2b-CTLFireability-00 144842 m, 11885 m/sec, 172086 t fired, .
Time elapsed: 2068 secs. Pages in use: 231
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/308 2/32 DLCshifumi-PT-2b-CTLFireability-00 217586 m, 14548 m/sec, 259580 t fired, .
Time elapsed: 2073 secs. Pages in use: 231
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 21/308 2/32 DLCshifumi-PT-2b-CTLFireability-00 264644 m, 9411 m/sec, 316255 t fired, .
Time elapsed: 2079 secs. Pages in use: 231
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 26/308 2/32 DLCshifumi-PT-2b-CTLFireability-00 318359 m, 10743 m/sec, 381098 t fired, .
Time elapsed: 2084 secs. Pages in use: 232
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 31/308 3/32 DLCshifumi-PT-2b-CTLFireability-00 353456 m, 7019 m/sec, 423637 t fired, .
Time elapsed: 2089 secs. Pages in use: 233
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 36/308 3/32 DLCshifumi-PT-2b-CTLFireability-00 387278 m, 6764 m/sec, 464575 t fired, .
Time elapsed: 2094 secs. Pages in use: 233
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 41/308 3/32 DLCshifumi-PT-2b-CTLFireability-00 433568 m, 9258 m/sec, 520087 t fired, .
Time elapsed: 2099 secs. Pages in use: 234
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 46/308 3/32 DLCshifumi-PT-2b-CTLFireability-00 470714 m, 7429 m/sec, 564614 t fired, .
Time elapsed: 2104 secs. Pages in use: 234
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 51/308 4/32 DLCshifumi-PT-2b-CTLFireability-00 496473 m, 5151 m/sec, 596104 t fired, .
Time elapsed: 2109 secs. Pages in use: 238
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 56/308 4/32 DLCshifumi-PT-2b-CTLFireability-00 519732 m, 4651 m/sec, 624280 t fired, .
Time elapsed: 2114 secs. Pages in use: 238
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 61/308 4/32 DLCshifumi-PT-2b-CTLFireability-00 547344 m, 5522 m/sec, 657887 t fired, .
Time elapsed: 2119 secs. Pages in use: 238
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 66/308 4/32 DLCshifumi-PT-2b-CTLFireability-00 577436 m, 6018 m/sec, 694026 t fired, .
Time elapsed: 2124 secs. Pages in use: 239
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 71/308 4/32 DLCshifumi-PT-2b-CTLFireability-00 609212 m, 6355 m/sec, 732714 t fired, .
Time elapsed: 2129 secs. Pages in use: 239
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 76/308 5/32 DLCshifumi-PT-2b-CTLFireability-00 650902 m, 8338 m/sec, 783114 t fired, .
Time elapsed: 2134 secs. Pages in use: 240
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 81/308 5/32 DLCshifumi-PT-2b-CTLFireability-00 688541 m, 7527 m/sec, 828510 t fired, .
Time elapsed: 2139 secs. Pages in use: 241
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 86/308 5/32 DLCshifumi-PT-2b-CTLFireability-00 721263 m, 6544 m/sec, 868110 t fired, .
Time elapsed: 2144 secs. Pages in use: 241
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 91/308 5/32 DLCshifumi-PT-2b-CTLFireability-00 750169 m, 5781 m/sec, 902816 t fired, .
Time elapsed: 2149 secs. Pages in use: 243
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 96/308 5/32 DLCshifumi-PT-2b-CTLFireability-00 772179 m, 4402 m/sec, 929344 t fired, .
Time elapsed: 2154 secs. Pages in use: 243
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 101/308 5/32 DLCshifumi-PT-2b-CTLFireability-00 797038 m, 4971 m/sec, 959372 t fired, .
Time elapsed: 2159 secs. Pages in use: 243
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 106/308 6/32 DLCshifumi-PT-2b-CTLFireability-00 838759 m, 8344 m/sec, 1010118 t fired, .
Time elapsed: 2164 secs. Pages in use: 244
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 111/308 6/32 DLCshifumi-PT-2b-CTLFireability-00 867772 m, 5802 m/sec, 1044273 t fired, .
Time elapsed: 2169 secs. Pages in use: 245
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 116/308 6/32 DLCshifumi-PT-2b-CTLFireability-00 886970 m, 3839 m/sec, 1066971 t fired, .
Time elapsed: 2174 secs. Pages in use: 246
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 121/308 6/32 DLCshifumi-PT-2b-CTLFireability-00 924057 m, 7417 m/sec, 1111407 t fired, .
Time elapsed: 2179 secs. Pages in use: 246
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 126/308 6/32 DLCshifumi-PT-2b-CTLFireability-00 942690 m, 3726 m/sec, 1133883 t fired, .
Time elapsed: 2184 secs. Pages in use: 247
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 131/308 6/32 DLCshifumi-PT-2b-CTLFireability-00 964067 m, 4275 m/sec, 1159692 t fired, .
Time elapsed: 2189 secs. Pages in use: 247
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 136/308 7/32 DLCshifumi-PT-2b-CTLFireability-00 992779 m, 5742 m/sec, 1194149 t fired, .
Time elapsed: 2194 secs. Pages in use: 248
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 141/308 7/32 DLCshifumi-PT-2b-CTLFireability-00 1022332 m, 5910 m/sec, 1229803 t fired, .
Time elapsed: 2199 secs. Pages in use: 249
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 146/308 7/32 DLCshifumi-PT-2b-CTLFireability-00 1050021 m, 5537 m/sec, 1263754 t fired, .
Time elapsed: 2204 secs. Pages in use: 249
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 151/308 7/32 DLCshifumi-PT-2b-CTLFireability-00 1068779 m, 3751 m/sec, 1286264 t fired, .
Time elapsed: 2209 secs. Pages in use: 250
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 156/308 7/32 DLCshifumi-PT-2b-CTLFireability-00 1088814 m, 4007 m/sec, 1310286 t fired, .
Time elapsed: 2214 secs. Pages in use: 250
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 161/308 7/32 DLCshifumi-PT-2b-CTLFireability-00 1111448 m, 4526 m/sec, 1337359 t fired, .
Time elapsed: 2219 secs. Pages in use: 250
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 166/308 7/32 DLCshifumi-PT-2b-CTLFireability-00 1140072 m, 5724 m/sec, 1371680 t fired, .
Time elapsed: 2224 secs. Pages in use: 251
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 171/308 8/32 DLCshifumi-PT-2b-CTLFireability-00 1159503 m, 3886 m/sec, 1395148 t fired, .
Time elapsed: 2229 secs. Pages in use: 252
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 176/308 8/32 DLCshifumi-PT-2b-CTLFireability-00 1191123 m, 6324 m/sec, 1433301 t fired, .
Time elapsed: 2234 secs. Pages in use: 252
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 181/308 8/32 DLCshifumi-PT-2b-CTLFireability-00 1215824 m, 4940 m/sec, 1462915 t fired, .
Time elapsed: 2239 secs. Pages in use: 252
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 186/308 8/32 DLCshifumi-PT-2b-CTLFireability-00 1240773 m, 4989 m/sec, 1492704 t fired, .
Time elapsed: 2244 secs. Pages in use: 254
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 191/308 8/32 DLCshifumi-PT-2b-CTLFireability-00 1263281 m, 4501 m/sec, 1520200 t fired, .
Time elapsed: 2249 secs. Pages in use: 255
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 196/308 8/32 DLCshifumi-PT-2b-CTLFireability-00 1289065 m, 5156 m/sec, 1551288 t fired, .
Time elapsed: 2254 secs. Pages in use: 255
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 201/308 9/32 DLCshifumi-PT-2b-CTLFireability-00 1318618 m, 5910 m/sec, 1586837 t fired, .
Time elapsed: 2259 secs. Pages in use: 257
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 206/308 9/32 DLCshifumi-PT-2b-CTLFireability-00 1342977 m, 4871 m/sec, 1615671 t fired, .
Time elapsed: 2264 secs. Pages in use: 257
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 211/308 9/32 DLCshifumi-PT-2b-CTLFireability-00 1375930 m, 6590 m/sec, 1655383 t fired, .
Time elapsed: 2269 secs. Pages in use: 257
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 216/308 9/32 DLCshifumi-PT-2b-CTLFireability-00 1400635 m, 4941 m/sec, 1684787 t fired, .
Time elapsed: 2274 secs. Pages in use: 257
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 221/308 9/32 DLCshifumi-PT-2b-CTLFireability-00 1426814 m, 5235 m/sec, 1716533 t fired, .
Time elapsed: 2279 secs. Pages in use: 257
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 226/308 9/32 DLCshifumi-PT-2b-CTLFireability-00 1452407 m, 5118 m/sec, 1747212 t fired, .
Time elapsed: 2284 secs. Pages in use: 258
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 231/308 10/32 DLCshifumi-PT-2b-CTLFireability-00 1476581 m, 4834 m/sec, 1776389 t fired, .
Time elapsed: 2289 secs. Pages in use: 259
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 236/308 10/32 DLCshifumi-PT-2b-CTLFireability-00 1499977 m, 4679 m/sec, 1804623 t fired, .
Time elapsed: 2294 secs. Pages in use: 261
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 241/308 10/32 DLCshifumi-PT-2b-CTLFireability-00 1528852 m, 5775 m/sec, 1838773 t fired, .
Time elapsed: 2299 secs. Pages in use: 261
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 246/308 10/32 DLCshifumi-PT-2b-CTLFireability-00 1561627 m, 6555 m/sec, 1878457 t fired, .
Time elapsed: 2304 secs. Pages in use: 261
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 251/308 10/32 DLCshifumi-PT-2b-CTLFireability-00 1587068 m, 5088 m/sec, 1909301 t fired, .
Time elapsed: 2309 secs. Pages in use: 262
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 256/308 10/32 DLCshifumi-PT-2b-CTLFireability-00 1619927 m, 6571 m/sec, 1949694 t fired, .
Time elapsed: 2314 secs. Pages in use: 262
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 261/308 11/32 DLCshifumi-PT-2b-CTLFireability-00 1657239 m, 7462 m/sec, 1994673 t fired, .
Time elapsed: 2319 secs. Pages in use: 264
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 266/308 11/32 DLCshifumi-PT-2b-CTLFireability-00 1680235 m, 4599 m/sec, 2022531 t fired, .
Time elapsed: 2324 secs. Pages in use: 265
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 271/308 11/32 DLCshifumi-PT-2b-CTLFireability-00 1714315 m, 6816 m/sec, 2063054 t fired, .
Time elapsed: 2329 secs. Pages in use: 265
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 276/308 11/32 DLCshifumi-PT-2b-CTLFireability-00 1737183 m, 4573 m/sec, 2090410 t fired, .
Time elapsed: 2334 secs. Pages in use: 265
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 281/308 11/32 DLCshifumi-PT-2b-CTLFireability-00 1755477 m, 3658 m/sec, 2112806 t fired, .
Time elapsed: 2339 secs. Pages in use: 265
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 286/308 11/32 DLCshifumi-PT-2b-CTLFireability-00 1777479 m, 4400 m/sec, 2139174 t fired, .
Time elapsed: 2344 secs. Pages in use: 266
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 291/308 11/32 DLCshifumi-PT-2b-CTLFireability-00 1794270 m, 3358 m/sec, 2159367 t fired, .
Time elapsed: 2349 secs. Pages in use: 266
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 296/308 12/32 DLCshifumi-PT-2b-CTLFireability-00 1820203 m, 5186 m/sec, 2191048 t fired, .
Time elapsed: 2354 secs. Pages in use: 268
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 301/308 12/32 DLCshifumi-PT-2b-CTLFireability-00 1848973 m, 5754 m/sec, 2225769 t fired, .
Time elapsed: 2359 secs. Pages in use: 268
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 1 0 4 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 306/308 12/32 DLCshifumi-PT-2b-CTLFireability-00 1881562 m, 6517 m/sec, 2265077 t fired, .
Time elapsed: 2364 secs. Pages in use: 270
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 1 0 0 4 1 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2369 secs. Pages in use: 270
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 3 (type EXCL) for 0 DLCshifumi-PT-2b-CTLFireability-00
lola: time limit : 307 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 7 (type EXCL) for 0 DLCshifumi-PT-2b-CTLFireability-00
lola: time limit : 1231 sec
lola: memory limit: 5 pages
lola: FINISHED task # 3 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-00
lola: result : false
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 4/307 1/5 DLCshifumi-PT-2b-CTLFireability-00 28444 m, -370623 m/sec, 32539 t fired, .
Time elapsed: 2374 secs. Pages in use: 272
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 9/307 1/5 DLCshifumi-PT-2b-CTLFireability-00 59787 m, 6268 m/sec, 70243 t fired, .
Time elapsed: 2379 secs. Pages in use: 272
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 14/307 1/5 DLCshifumi-PT-2b-CTLFireability-00 89786 m, 5999 m/sec, 106105 t fired, .
Time elapsed: 2384 secs. Pages in use: 272
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 19/307 1/5 DLCshifumi-PT-2b-CTLFireability-00 123015 m, 6645 m/sec, 145816 t fired, .
Time elapsed: 2389 secs. Pages in use: 272
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 24/307 2/5 DLCshifumi-PT-2b-CTLFireability-00 156861 m, 6769 m/sec, 186600 t fired, .
Time elapsed: 2394 secs. Pages in use: 275
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 29/307 2/5 DLCshifumi-PT-2b-CTLFireability-00 189488 m, 6525 m/sec, 225662 t fired, .
Time elapsed: 2399 secs. Pages in use: 276
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 34/307 2/5 DLCshifumi-PT-2b-CTLFireability-00 214144 m, 4931 m/sec, 255352 t fired, .
Time elapsed: 2404 secs. Pages in use: 276
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 39/307 2/5 DLCshifumi-PT-2b-CTLFireability-00 233930 m, 3957 m/sec, 279218 t fired, .
Time elapsed: 2409 secs. Pages in use: 277
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 44/307 2/5 DLCshifumi-PT-2b-CTLFireability-00 254516 m, 4117 m/sec, 304203 t fired, .
Time elapsed: 2414 secs. Pages in use: 277
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 49/307 2/5 DLCshifumi-PT-2b-CTLFireability-00 272168 m, 3530 m/sec, 325289 t fired, .
Time elapsed: 2419 secs. Pages in use: 277
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 54/307 2/5 DLCshifumi-PT-2b-CTLFireability-00 292657 m, 4097 m/sec, 349945 t fired, .
Time elapsed: 2424 secs. Pages in use: 277
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 59/307 2/5 DLCshifumi-PT-2b-CTLFireability-00 313030 m, 4074 m/sec, 374668 t fired, .
Time elapsed: 2429 secs. Pages in use: 277
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 64/307 3/5 DLCshifumi-PT-2b-CTLFireability-00 331212 m, 3636 m/sec, 396807 t fired, .
Time elapsed: 2434 secs. Pages in use: 278
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 69/307 3/5 DLCshifumi-PT-2b-CTLFireability-00 350729 m, 3903 m/sec, 420316 t fired, .
Time elapsed: 2439 secs. Pages in use: 280
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 74/307 3/5 DLCshifumi-PT-2b-CTLFireability-00 372236 m, 4301 m/sec, 446174 t fired, .
Time elapsed: 2444 secs. Pages in use: 280
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 79/307 3/5 DLCshifumi-PT-2b-CTLFireability-00 392206 m, 3994 m/sec, 470413 t fired, .
Time elapsed: 2449 secs. Pages in use: 282
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 84/307 3/5 DLCshifumi-PT-2b-CTLFireability-00 410569 m, 3672 m/sec, 492298 t fired, .
Time elapsed: 2454 secs. Pages in use: 283
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 89/307 3/5 DLCshifumi-PT-2b-CTLFireability-00 429795 m, 3845 m/sec, 515561 t fired, .
Time elapsed: 2459 secs. Pages in use: 283
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 94/307 3/5 DLCshifumi-PT-2b-CTLFireability-00 451150 m, 4271 m/sec, 541243 t fired, .
Time elapsed: 2464 secs. Pages in use: 283
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 99/307 3/5 DLCshifumi-PT-2b-CTLFireability-00 470414 m, 3852 m/sec, 564246 t fired, .
Time elapsed: 2469 secs. Pages in use: 283
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 104/307 4/5 DLCshifumi-PT-2b-CTLFireability-00 482229 m, 2363 m/sec, 578669 t fired, .
Time elapsed: 2474 secs. Pages in use: 284
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 109/307 4/5 DLCshifumi-PT-2b-CTLFireability-00 499606 m, 3475 m/sec, 599950 t fired, .
Time elapsed: 2479 secs. Pages in use: 284
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 114/307 4/5 DLCshifumi-PT-2b-CTLFireability-00 516937 m, 3466 m/sec, 620993 t fired, .
Time elapsed: 2484 secs. Pages in use: 284
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 119/307 4/5 DLCshifumi-PT-2b-CTLFireability-00 533928 m, 3398 m/sec, 641515 t fired, .
Time elapsed: 2489 secs. Pages in use: 284
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 124/307 4/5 DLCshifumi-PT-2b-CTLFireability-00 555414 m, 4297 m/sec, 667440 t fired, .
Time elapsed: 2494 secs. Pages in use: 286
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 129/307 4/5 DLCshifumi-PT-2b-CTLFireability-00 572796 m, 3476 m/sec, 688503 t fired, .
Time elapsed: 2499 secs. Pages in use: 286
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 134/307 4/5 DLCshifumi-PT-2b-CTLFireability-00 589623 m, 3365 m/sec, 708759 t fired, .
Time elapsed: 2504 secs. Pages in use: 286
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 139/307 4/5 DLCshifumi-PT-2b-CTLFireability-00 610952 m, 4265 m/sec, 734893 t fired, .
Time elapsed: 2509 secs. Pages in use: 286
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 144/307 4/5 DLCshifumi-PT-2b-CTLFireability-00 625737 m, 2957 m/sec, 752686 t fired, .
Time elapsed: 2514 secs. Pages in use: 289
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 149/307 4/5 DLCshifumi-PT-2b-CTLFireability-00 641112 m, 3075 m/sec, 771348 t fired, .
Time elapsed: 2519 secs. Pages in use: 289
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 154/307 5/5 DLCshifumi-PT-2b-CTLFireability-00 658988 m, 3575 m/sec, 792955 t fired, .
Time elapsed: 2524 secs. Pages in use: 290
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 159/307 5/5 DLCshifumi-PT-2b-CTLFireability-00 681497 m, 4501 m/sec, 819790 t fired, .
Time elapsed: 2529 secs. Pages in use: 290
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 164/307 5/5 DLCshifumi-PT-2b-CTLFireability-00 703070 m, 4314 m/sec, 845962 t fired, .
Time elapsed: 2534 secs. Pages in use: 290
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 169/307 5/5 DLCshifumi-PT-2b-CTLFireability-00 724642 m, 4314 m/sec, 871928 t fired, .
Time elapsed: 2539 secs. Pages in use: 291
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 174/307 5/5 DLCshifumi-PT-2b-CTLFireability-00 743016 m, 3674 m/sec, 894207 t fired, .
Time elapsed: 2544 secs. Pages in use: 292
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 179/307 5/5 DLCshifumi-PT-2b-CTLFireability-00 765189 m, 4434 m/sec, 920565 t fired, .
Time elapsed: 2549 secs. Pages in use: 292
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 184/307 5/5 DLCshifumi-PT-2b-CTLFireability-00 780534 m, 3069 m/sec, 939521 t fired, .
Time elapsed: 2554 secs. Pages in use: 292
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 1 0 5 0 0 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 189/307 5/5 DLCshifumi-PT-2b-CTLFireability-00 801052 m, 4103 m/sec, 964123 t fired, .
Time elapsed: 2559 secs. Pages in use: 292
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DLCshifumi-PT-2b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2564 secs. Pages in use: 293
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 17 DLCshifumi-PT-2b-CTLFireability-03
lola: time limit : 345 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/345 1/32 DLCshifumi-PT-2b-CTLFireability-03 66909 m, 13381 m/sec, 232228 t fired, .
Time elapsed: 2569 secs. Pages in use: 293
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/345 1/32 DLCshifumi-PT-2b-CTLFireability-03 136767 m, 13971 m/sec, 477031 t fired, .
Time elapsed: 2574 secs. Pages in use: 293
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/345 1/32 DLCshifumi-PT-2b-CTLFireability-03 165145 m, 5675 m/sec, 576380 t fired, .
Time elapsed: 2579 secs. Pages in use: 293
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/345 1/32 DLCshifumi-PT-2b-CTLFireability-03 206331 m, 8237 m/sec, 719753 t fired, .
Time elapsed: 2584 secs. Pages in use: 293
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 227749 m, 4283 m/sec, 793603 t fired, .
Time elapsed: 2589 secs. Pages in use: 294
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 30/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 246014 m, 3653 m/sec, 857346 t fired, .
Time elapsed: 2594 secs. Pages in use: 294
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 35/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 257267 m, 2250 m/sec, 897366 t fired, .
Time elapsed: 2599 secs. Pages in use: 295
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 40/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 268670 m, 2280 m/sec, 937969 t fired, .
Time elapsed: 2604 secs. Pages in use: 295
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 45/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 277418 m, 1749 m/sec, 968857 t fired, .
Time elapsed: 2609 secs. Pages in use: 296
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 50/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 292180 m, 2952 m/sec, 1020556 t fired, .
Time elapsed: 2614 secs. Pages in use: 297
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 56/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 303079 m, 2179 m/sec, 1059129 t fired, .
Time elapsed: 2620 secs. Pages in use: 297
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 61/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 313106 m, 2005 m/sec, 1094161 t fired, .
Time elapsed: 2625 secs. Pages in use: 297
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 66/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 323214 m, 2021 m/sec, 1129912 t fired, .
Time elapsed: 2630 secs. Pages in use: 298
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 71/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 335638 m, 2484 m/sec, 1173127 t fired, .
Time elapsed: 2635 secs. Pages in use: 298
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 76/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 351061 m, 3084 m/sec, 1227424 t fired, .
Time elapsed: 2640 secs. Pages in use: 298
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 81/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 372193 m, 4226 m/sec, 1302498 t fired, .
Time elapsed: 2645 secs. Pages in use: 298
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 86/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 408241 m, 7209 m/sec, 1429505 t fired, .
Time elapsed: 2650 secs. Pages in use: 299
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 91/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 431129 m, 4577 m/sec, 1510132 t fired, .
Time elapsed: 2655 secs. Pages in use: 300
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 96/345 2/32 DLCshifumi-PT-2b-CTLFireability-03 441892 m, 2152 m/sec, 1547840 t fired, .
Time elapsed: 2660 secs. Pages in use: 301
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 101/345 3/32 DLCshifumi-PT-2b-CTLFireability-03 470644 m, 5750 m/sec, 1647344 t fired, .
Time elapsed: 2665 secs. Pages in use: 302
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 106/345 3/32 DLCshifumi-PT-2b-CTLFireability-03 485093 m, 2889 m/sec, 1696929 t fired, .
Time elapsed: 2670 secs. Pages in use: 303
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 111/345 3/32 DLCshifumi-PT-2b-CTLFireability-03 522970 m, 7575 m/sec, 1828219 t fired, .
Time elapsed: 2675 secs. Pages in use: 304
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 116/345 3/32 DLCshifumi-PT-2b-CTLFireability-03 562538 m, 7913 m/sec, 1967210 t fired, .
Time elapsed: 2680 secs. Pages in use: 304
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 121/345 3/32 DLCshifumi-PT-2b-CTLFireability-03 588243 m, 5141 m/sec, 2058346 t fired, .
Time elapsed: 2685 secs. Pages in use: 304
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 126/345 3/32 DLCshifumi-PT-2b-CTLFireability-03 599203 m, 2192 m/sec, 2097500 t fired, .
Time elapsed: 2690 secs. Pages in use: 306
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 131/345 3/32 DLCshifumi-PT-2b-CTLFireability-03 619989 m, 4157 m/sec, 2169724 t fired, .
Time elapsed: 2695 secs. Pages in use: 306
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DLCshifumi-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 136/345 3/32 DLCshifumi-PT-2b-CTLFireability-03 631315 m, 2265 m/sec, 2210905 t fired, .
Time elapsed: 2700 secs. Pages in use: 306
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2b-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-04: DISJ true state equation
DLCshifumi-PT-2b-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-07: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-10: EF true findpath
DLCshifumi-PT-2b-CTLFireability-11: CTL false CTL model checker
DLCshifumi-PT-2b-CTLFireability-14: DISJ false DISJ
DLCshifumi-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2b-CTLFireability-00: DISJ 0 0 0 0 5 0 1 0
DLCshifumi-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-2b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-2b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r061-tall-162038393300458"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-2b.tgz
mv DLCshifumi-PT-2b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;