About the Execution of LoLA for DLCround-PT-12a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16246.176 | 3012640.00 | 4513798.00 | 7627.10 | ??????????????FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r061-tall-162038393200418.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is DLCround-PT-12a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r061-tall-162038393200418
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 97K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 98K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Mar 28 15:58 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Mar 28 15:58 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 15:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 15:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Mar 23 08:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 23 08:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Mar 22 16:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 20K Mar 22 16:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 4 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 871K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-12a-CTLFireability-00
FORMULA_NAME DLCround-PT-12a-CTLFireability-01
FORMULA_NAME DLCround-PT-12a-CTLFireability-02
FORMULA_NAME DLCround-PT-12a-CTLFireability-03
FORMULA_NAME DLCround-PT-12a-CTLFireability-04
FORMULA_NAME DLCround-PT-12a-CTLFireability-05
FORMULA_NAME DLCround-PT-12a-CTLFireability-06
FORMULA_NAME DLCround-PT-12a-CTLFireability-07
FORMULA_NAME DLCround-PT-12a-CTLFireability-08
FORMULA_NAME DLCround-PT-12a-CTLFireability-09
FORMULA_NAME DLCround-PT-12a-CTLFireability-10
FORMULA_NAME DLCround-PT-12a-CTLFireability-11
FORMULA_NAME DLCround-PT-12a-CTLFireability-12
FORMULA_NAME DLCround-PT-12a-CTLFireability-13
FORMULA_NAME DLCround-PT-12a-CTLFireability-14
FORMULA_NAME DLCround-PT-12a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620769902496
starting LoLA
BK_INPUT DLCround-PT-12a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCround-PT-12a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-12a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620772915136
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-12a-CTLFireability-00
lola: time limit : 172 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 0 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 1 1 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 4/191 1/32 DLCround-PT-12a-CTLFireability-00 5101 m, 1020 m/sec, 345435 t fired, .
Time elapsed: 155 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 11/202 1/32 DLCround-PT-12a-CTLFireability-00 16531 m, 2286 m/sec, 1075245 t fired, .
Time elapsed: 162 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 16/202 1/32 DLCround-PT-12a-CTLFireability-00 25018 m, 1697 m/sec, 1599442 t fired, .
Time elapsed: 167 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 21/202 1/32 DLCround-PT-12a-CTLFireability-00 34204 m, 1837 m/sec, 2187603 t fired, .
Time elapsed: 172 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 26/202 1/32 DLCround-PT-12a-CTLFireability-00 43130 m, 1785 m/sec, 2763061 t fired, .
Time elapsed: 177 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 31/202 1/32 DLCround-PT-12a-CTLFireability-00 52204 m, 1814 m/sec, 3332697 t fired, .
Time elapsed: 182 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 36/202 1/32 DLCround-PT-12a-CTLFireability-00 61111 m, 1781 m/sec, 3900707 t fired, .
Time elapsed: 187 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 41/202 1/32 DLCround-PT-12a-CTLFireability-00 70611 m, 1900 m/sec, 4474670 t fired, .
Time elapsed: 192 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 46/202 1/32 DLCround-PT-12a-CTLFireability-00 79946 m, 1867 m/sec, 5054367 t fired, .
Time elapsed: 197 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 51/202 1/32 DLCround-PT-12a-CTLFireability-00 90415 m, 2093 m/sec, 5620220 t fired, .
Time elapsed: 202 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 56/202 1/32 DLCround-PT-12a-CTLFireability-00 99866 m, 1890 m/sec, 6181966 t fired, .
Time elapsed: 207 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 61/202 1/32 DLCround-PT-12a-CTLFireability-00 109594 m, 1945 m/sec, 6756229 t fired, .
Time elapsed: 212 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 66/202 1/32 DLCround-PT-12a-CTLFireability-00 118789 m, 1839 m/sec, 7330751 t fired, .
Time elapsed: 217 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 71/202 1/32 DLCround-PT-12a-CTLFireability-00 127863 m, 1814 m/sec, 7877344 t fired, .
Time elapsed: 222 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 76/202 1/32 DLCround-PT-12a-CTLFireability-00 136873 m, 1802 m/sec, 8444725 t fired, .
Time elapsed: 227 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 81/202 1/32 DLCround-PT-12a-CTLFireability-00 147028 m, 2031 m/sec, 9033924 t fired, .
Time elapsed: 232 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 86/202 1/32 DLCround-PT-12a-CTLFireability-00 157232 m, 2040 m/sec, 9654858 t fired, .
Time elapsed: 237 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 91/202 1/32 DLCround-PT-12a-CTLFireability-00 166402 m, 1834 m/sec, 10243927 t fired, .
Time elapsed: 242 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 96/202 1/32 DLCround-PT-12a-CTLFireability-00 175252 m, 1770 m/sec, 10807213 t fired, .
Time elapsed: 247 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 101/202 1/32 DLCround-PT-12a-CTLFireability-00 184169 m, 1783 m/sec, 11357465 t fired, .
Time elapsed: 252 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 106/202 1/32 DLCround-PT-12a-CTLFireability-00 193014 m, 1769 m/sec, 11904618 t fired, .
Time elapsed: 257 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 111/202 1/32 DLCround-PT-12a-CTLFireability-00 202139 m, 1825 m/sec, 12480008 t fired, .
Time elapsed: 262 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 116/202 1/32 DLCround-PT-12a-CTLFireability-00 210815 m, 1735 m/sec, 13010715 t fired, .
Time elapsed: 267 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 121/202 1/32 DLCround-PT-12a-CTLFireability-00 219647 m, 1766 m/sec, 13549319 t fired, .
Time elapsed: 272 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 126/202 1/32 DLCround-PT-12a-CTLFireability-00 228915 m, 1853 m/sec, 14113550 t fired, .
Time elapsed: 277 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 131/202 1/32 DLCround-PT-12a-CTLFireability-00 237758 m, 1768 m/sec, 14686485 t fired, .
Time elapsed: 282 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 136/202 2/32 DLCround-PT-12a-CTLFireability-00 247472 m, 1942 m/sec, 15309249 t fired, .
Time elapsed: 287 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 141/202 2/32 DLCround-PT-12a-CTLFireability-00 256778 m, 1861 m/sec, 15873610 t fired, .
Time elapsed: 292 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 146/202 2/32 DLCround-PT-12a-CTLFireability-00 266442 m, 1932 m/sec, 16455743 t fired, .
Time elapsed: 297 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 151/202 2/32 DLCround-PT-12a-CTLFireability-00 275403 m, 1792 m/sec, 17011919 t fired, .
Time elapsed: 302 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 156/202 2/32 DLCround-PT-12a-CTLFireability-00 285177 m, 1954 m/sec, 17610456 t fired, .
Time elapsed: 307 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 161/202 2/32 DLCround-PT-12a-CTLFireability-00 294613 m, 1887 m/sec, 18200363 t fired, .
Time elapsed: 312 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 166/202 2/32 DLCround-PT-12a-CTLFireability-00 303624 m, 1802 m/sec, 18777866 t fired, .
Time elapsed: 317 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 171/202 2/32 DLCround-PT-12a-CTLFireability-00 312847 m, 1844 m/sec, 19343284 t fired, .
Time elapsed: 322 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 176/202 2/32 DLCround-PT-12a-CTLFireability-00 321362 m, 1703 m/sec, 19884095 t fired, .
Time elapsed: 327 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 181/202 2/32 DLCround-PT-12a-CTLFireability-00 330239 m, 1775 m/sec, 20433687 t fired, .
Time elapsed: 332 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 186/202 2/32 DLCround-PT-12a-CTLFireability-00 338911 m, 1734 m/sec, 20996874 t fired, .
Time elapsed: 337 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 191/202 2/32 DLCround-PT-12a-CTLFireability-00 347434 m, 1704 m/sec, 21525666 t fired, .
Time elapsed: 342 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 196/202 2/32 DLCround-PT-12a-CTLFireability-00 356557 m, 1824 m/sec, 22092851 t fired, .
Time elapsed: 347 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 201/202 2/32 DLCround-PT-12a-CTLFireability-00 366324 m, 1953 m/sec, 22664130 t fired, .
Time elapsed: 352 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-12a-CTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 1 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 357 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 DLCround-PT-12a-CTLFireability-15
lola: time limit : 202 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-12a-CTLFireability-00
lola: time limit : 3243 sec
lola: memory limit: 5 pages
lola: FINISHED task # 50 (type EXCL) for DLCround-PT-12a-CTLFireability-15
lola: result : false
lola: markings : 4
lola: fired transitions : 14
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 4/202 1/5 DLCround-PT-12a-CTLFireability-00 7954 m, -71674 m/sec, 529615 t fired, .
Time elapsed: 362 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 9/202 1/5 DLCround-PT-12a-CTLFireability-00 18219 m, 2053 m/sec, 1183613 t fired, .
Time elapsed: 367 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 14/202 1/5 DLCround-PT-12a-CTLFireability-00 27146 m, 1785 m/sec, 1742087 t fired, .
Time elapsed: 372 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 19/202 1/5 DLCround-PT-12a-CTLFireability-00 36740 m, 1918 m/sec, 2355518 t fired, .
Time elapsed: 377 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 24/202 1/5 DLCround-PT-12a-CTLFireability-00 45950 m, 1842 m/sec, 2945964 t fired, .
Time elapsed: 382 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 29/202 1/5 DLCround-PT-12a-CTLFireability-00 54865 m, 1783 m/sec, 3505880 t fired, .
Time elapsed: 387 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 34/202 1/5 DLCround-PT-12a-CTLFireability-00 64729 m, 1972 m/sec, 4115488 t fired, .
Time elapsed: 392 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 39/202 1/5 DLCround-PT-12a-CTLFireability-00 74680 m, 1990 m/sec, 4727771 t fired, .
Time elapsed: 397 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 44/202 1/5 DLCround-PT-12a-CTLFireability-00 83824 m, 1828 m/sec, 5275240 t fired, .
Time elapsed: 402 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 49/202 1/5 DLCround-PT-12a-CTLFireability-00 93584 m, 1952 m/sec, 5813890 t fired, .
Time elapsed: 407 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 54/202 1/5 DLCround-PT-12a-CTLFireability-00 102517 m, 1786 m/sec, 6340110 t fired, .
Time elapsed: 412 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 59/202 1/5 DLCround-PT-12a-CTLFireability-00 112183 m, 1933 m/sec, 6911661 t fired, .
Time elapsed: 417 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 64/202 1/5 DLCround-PT-12a-CTLFireability-00 121583 m, 1880 m/sec, 7508115 t fired, .
Time elapsed: 422 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 69/202 1/5 DLCround-PT-12a-CTLFireability-00 130838 m, 1851 m/sec, 8074934 t fired, .
Time elapsed: 427 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 74/202 1/5 DLCround-PT-12a-CTLFireability-00 140159 m, 1864 m/sec, 8638345 t fired, .
Time elapsed: 432 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 79/202 1/5 DLCround-PT-12a-CTLFireability-00 149234 m, 1815 m/sec, 9157288 t fired, .
Time elapsed: 437 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 84/202 1/5 DLCround-PT-12a-CTLFireability-00 157729 m, 1699 m/sec, 9687573 t fired, .
Time elapsed: 442 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 89/202 1/5 DLCround-PT-12a-CTLFireability-00 166230 m, 1700 m/sec, 10233938 t fired, .
Time elapsed: 447 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 94/202 1/5 DLCround-PT-12a-CTLFireability-00 174099 m, 1573 m/sec, 10731944 t fired, .
Time elapsed: 452 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 99/202 1/5 DLCround-PT-12a-CTLFireability-00 182922 m, 1764 m/sec, 11281358 t fired, .
Time elapsed: 457 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 104/202 1/5 DLCround-PT-12a-CTLFireability-00 191900 m, 1795 m/sec, 11839864 t fired, .
Time elapsed: 462 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 109/202 1/5 DLCround-PT-12a-CTLFireability-00 199854 m, 1590 m/sec, 12344700 t fired, .
Time elapsed: 467 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 114/202 1/5 DLCround-PT-12a-CTLFireability-00 208775 m, 1784 m/sec, 12884602 t fired, .
Time elapsed: 472 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 119/202 1/5 DLCround-PT-12a-CTLFireability-00 217966 m, 1838 m/sec, 13451216 t fired, .
Time elapsed: 477 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 124/202 1/5 DLCround-PT-12a-CTLFireability-00 226919 m, 1790 m/sec, 13993580 t fired, .
Time elapsed: 482 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 129/202 1/5 DLCround-PT-12a-CTLFireability-00 235718 m, 1759 m/sec, 14553464 t fired, .
Time elapsed: 487 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 134/202 2/5 DLCround-PT-12a-CTLFireability-00 244369 m, 1730 m/sec, 15111937 t fired, .
Time elapsed: 492 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 139/202 2/5 DLCround-PT-12a-CTLFireability-00 253350 m, 1796 m/sec, 15666911 t fired, .
Time elapsed: 497 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 144/202 2/5 DLCround-PT-12a-CTLFireability-00 262850 m, 1900 m/sec, 16231913 t fired, .
Time elapsed: 502 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 149/202 2/5 DLCround-PT-12a-CTLFireability-00 271677 m, 1765 m/sec, 16767582 t fired, .
Time elapsed: 507 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 154/202 2/5 DLCround-PT-12a-CTLFireability-00 280798 m, 1824 m/sec, 17342077 t fired, .
Time elapsed: 512 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 159/202 2/5 DLCround-PT-12a-CTLFireability-00 289853 m, 1811 m/sec, 17902767 t fired, .
Time elapsed: 517 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 164/202 2/5 DLCround-PT-12a-CTLFireability-00 298846 m, 1798 m/sec, 18479035 t fired, .
Time elapsed: 522 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 169/202 2/5 DLCround-PT-12a-CTLFireability-00 308001 m, 1831 m/sec, 19034562 t fired, .
Time elapsed: 527 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 174/202 2/5 DLCround-PT-12a-CTLFireability-00 316659 m, 1731 m/sec, 19599019 t fired, .
Time elapsed: 532 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 179/202 2/5 DLCround-PT-12a-CTLFireability-00 325171 m, 1702 m/sec, 20113141 t fired, .
Time elapsed: 537 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 184/202 2/5 DLCround-PT-12a-CTLFireability-00 333918 m, 1749 m/sec, 20687807 t fired, .
Time elapsed: 542 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 189/202 2/5 DLCround-PT-12a-CTLFireability-00 342677 m, 1751 m/sec, 21223469 t fired, .
Time elapsed: 547 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 194/202 2/5 DLCround-PT-12a-CTLFireability-00 351337 m, 1732 m/sec, 21768619 t fired, .
Time elapsed: 552 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 199/202 2/5 DLCround-PT-12a-CTLFireability-00 360313 m, 1795 m/sec, 22310338 t fired, .
Time elapsed: 557 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-12a-CTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 1 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 562 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 DLCround-PT-12a-CTLFireability-14
lola: time limit : 202 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-12a-CTLFireability-00
lola: time limit : 3038 sec
lola: memory limit: 5 pages
lola: FINISHED task # 47 (type EXCL) for DLCround-PT-12a-CTLFireability-14
lola: result : false
lola: markings : 2
lola: fired transitions : 3
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 4/202 1/5 DLCround-PT-12a-CTLFireability-00 6157 m, -70831 m/sec, 409575 t fired, .
Time elapsed: 567 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 9/202 1/5 DLCround-PT-12a-CTLFireability-00 13977 m, 1564 m/sec, 910090 t fired, .
Time elapsed: 572 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 14/202 1/5 DLCround-PT-12a-CTLFireability-00 22540 m, 1712 m/sec, 1447953 t fired, .
Time elapsed: 577 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 19/202 1/5 DLCround-PT-12a-CTLFireability-00 29454 m, 1382 m/sec, 1885760 t fired, .
Time elapsed: 582 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 24/202 1/5 DLCround-PT-12a-CTLFireability-00 37860 m, 1681 m/sec, 2428805 t fired, .
Time elapsed: 587 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 29/202 1/5 DLCround-PT-12a-CTLFireability-00 45410 m, 1510 m/sec, 2908448 t fired, .
Time elapsed: 592 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 34/202 1/5 DLCround-PT-12a-CTLFireability-00 51603 m, 1238 m/sec, 3292466 t fired, .
Time elapsed: 597 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 39/202 1/5 DLCround-PT-12a-CTLFireability-00 57352 m, 1149 m/sec, 3672383 t fired, .
Time elapsed: 602 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 44/202 1/5 DLCround-PT-12a-CTLFireability-00 65652 m, 1660 m/sec, 4175477 t fired, .
Time elapsed: 607 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 49/202 1/5 DLCround-PT-12a-CTLFireability-00 72711 m, 1411 m/sec, 4606983 t fired, .
Time elapsed: 612 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 54/202 1/5 DLCround-PT-12a-CTLFireability-00 79248 m, 1307 m/sec, 5009747 t fired, .
Time elapsed: 617 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 59/202 1/5 DLCround-PT-12a-CTLFireability-00 87237 m, 1597 m/sec, 5472884 t fired, .
Time elapsed: 622 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 64/202 1/5 DLCround-PT-12a-CTLFireability-00 94455 m, 1443 m/sec, 5867069 t fired, .
Time elapsed: 627 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 69/202 1/5 DLCround-PT-12a-CTLFireability-00 101705 m, 1450 m/sec, 6293230 t fired, .
Time elapsed: 632 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 74/202 1/5 DLCround-PT-12a-CTLFireability-00 108122 m, 1283 m/sec, 6674838 t fired, .
Time elapsed: 637 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 79/202 1/5 DLCround-PT-12a-CTLFireability-00 114503 m, 1276 m/sec, 7059537 t fired, .
Time elapsed: 642 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 84/202 1/5 DLCround-PT-12a-CTLFireability-00 122400 m, 1579 m/sec, 7559759 t fired, .
Time elapsed: 647 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 89/202 1/5 DLCround-PT-12a-CTLFireability-00 128714 m, 1262 m/sec, 7932044 t fired, .
Time elapsed: 652 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 94/202 1/5 DLCround-PT-12a-CTLFireability-00 137522 m, 1761 m/sec, 8482466 t fired, .
Time elapsed: 657 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 99/202 1/5 DLCround-PT-12a-CTLFireability-00 144404 m, 1376 m/sec, 8873003 t fired, .
Time elapsed: 662 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 104/202 1/5 DLCround-PT-12a-CTLFireability-00 152087 m, 1536 m/sec, 9335963 t fired, .
Time elapsed: 667 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 109/202 1/5 DLCround-PT-12a-CTLFireability-00 159249 m, 1432 m/sec, 9787206 t fired, .
Time elapsed: 672 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 114/202 1/5 DLCround-PT-12a-CTLFireability-00 166369 m, 1424 m/sec, 10242122 t fired, .
Time elapsed: 677 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 119/202 1/5 DLCround-PT-12a-CTLFireability-00 173115 m, 1349 m/sec, 10666307 t fired, .
Time elapsed: 682 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 124/202 1/5 DLCround-PT-12a-CTLFireability-00 180046 m, 1386 m/sec, 11117386 t fired, .
Time elapsed: 687 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 129/202 1/5 DLCround-PT-12a-CTLFireability-00 187058 m, 1402 m/sec, 11530998 t fired, .
Time elapsed: 692 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 134/202 1/5 DLCround-PT-12a-CTLFireability-00 192981 m, 1184 m/sec, 11902591 t fired, .
Time elapsed: 697 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 139/202 1/5 DLCround-PT-12a-CTLFireability-00 199863 m, 1376 m/sec, 12345236 t fired, .
Time elapsed: 702 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 144/202 1/5 DLCround-PT-12a-CTLFireability-00 206750 m, 1377 m/sec, 12756778 t fired, .
Time elapsed: 707 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 149/202 1/5 DLCround-PT-12a-CTLFireability-00 213142 m, 1278 m/sec, 13160313 t fired, .
Time elapsed: 712 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 154/202 1/5 DLCround-PT-12a-CTLFireability-00 219945 m, 1360 m/sec, 13565937 t fired, .
Time elapsed: 717 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 159/202 1/5 DLCround-PT-12a-CTLFireability-00 227498 m, 1510 m/sec, 14030065 t fired, .
Time elapsed: 722 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 164/202 1/5 DLCround-PT-12a-CTLFireability-00 236586 m, 1817 m/sec, 14609971 t fired, .
Time elapsed: 727 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 169/202 2/5 DLCround-PT-12a-CTLFireability-00 243225 m, 1327 m/sec, 15035837 t fired, .
Time elapsed: 732 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 174/202 2/5 DLCround-PT-12a-CTLFireability-00 251516 m, 1658 m/sec, 15552752 t fired, .
Time elapsed: 737 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 179/202 2/5 DLCround-PT-12a-CTLFireability-00 259530 m, 1602 m/sec, 16036446 t fired, .
Time elapsed: 742 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 184/202 2/5 DLCround-PT-12a-CTLFireability-00 268487 m, 1791 m/sec, 16572685 t fired, .
Time elapsed: 747 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 189/202 2/5 DLCround-PT-12a-CTLFireability-00 275400 m, 1382 m/sec, 17011737 t fired, .
Time elapsed: 752 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 194/202 2/5 DLCround-PT-12a-CTLFireability-00 282518 m, 1423 m/sec, 17444653 t fired, .
Time elapsed: 757 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 199/202 2/5 DLCround-PT-12a-CTLFireability-00 289307 m, 1357 m/sec, 17864044 t fired, .
Time elapsed: 762 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-12a-CTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 1 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 767 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 36 DLCround-PT-12a-CTLFireability-12
lola: time limit : 202 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-12a-CTLFireability-00
lola: time limit : 2833 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 3/2833 1/5 DLCround-PT-12a-CTLFireability-00 3785 m, -57104 m/sec, 263358 t fired, .
41 CTL EXCL 5/202 1/32 DLCround-PT-12a-CTLFireability-12 9392 m, 1878 m/sec, 235710 t fired, .
Time elapsed: 772 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 8/2833 1/5 DLCround-PT-12a-CTLFireability-00 10049 m, 1252 m/sec, 653120 t fired, .
41 CTL EXCL 10/188 1/32 DLCround-PT-12a-CTLFireability-12 22749 m, 2671 m/sec, 564891 t fired, .
Time elapsed: 777 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 13/2833 1/5 DLCround-PT-12a-CTLFireability-00 17753 m, 1540 m/sec, 1154765 t fired, .
41 CTL EXCL 15/188 1/32 DLCround-PT-12a-CTLFireability-12 42050 m, 3860 m/sec, 977808 t fired, .
Time elapsed: 782 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 18/2833 1/5 DLCround-PT-12a-CTLFireability-00 23167 m, 1082 m/sec, 1492163 t fired, .
41 CTL EXCL 20/188 1/32 DLCround-PT-12a-CTLFireability-12 53857 m, 2361 m/sec, 1275129 t fired, .
Time elapsed: 787 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 23/2833 1/5 DLCround-PT-12a-CTLFireability-00 28380 m, 1042 m/sec, 1821930 t fired, .
41 CTL EXCL 25/188 1/32 DLCround-PT-12a-CTLFireability-12 65694 m, 2367 m/sec, 1577471 t fired, .
Time elapsed: 792 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 28/2833 1/5 DLCround-PT-12a-CTLFireability-00 33611 m, 1046 m/sec, 2150014 t fired, .
41 CTL EXCL 30/188 1/32 DLCround-PT-12a-CTLFireability-12 76495 m, 2160 m/sec, 1873573 t fired, .
Time elapsed: 797 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 33/2833 1/5 DLCround-PT-12a-CTLFireability-00 39493 m, 1176 m/sec, 2535042 t fired, .
41 CTL EXCL 35/188 1/32 DLCround-PT-12a-CTLFireability-12 89484 m, 2597 m/sec, 2229266 t fired, .
Time elapsed: 802 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 38/2833 1/5 DLCround-PT-12a-CTLFireability-00 45126 m, 1126 m/sec, 2888222 t fired, .
41 CTL EXCL 40/188 1/32 DLCround-PT-12a-CTLFireability-12 101269 m, 2357 m/sec, 2540332 t fired, .
Time elapsed: 807 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 43/2833 1/5 DLCround-PT-12a-CTLFireability-00 51166 m, 1208 m/sec, 3264330 t fired, .
41 CTL EXCL 45/188 1/32 DLCround-PT-12a-CTLFireability-12 116457 m, 3037 m/sec, 2871389 t fired, .
Time elapsed: 812 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 48/2833 1/5 DLCround-PT-12a-CTLFireability-00 57693 m, 1305 m/sec, 3694345 t fired, .
41 CTL EXCL 50/188 1/32 DLCround-PT-12a-CTLFireability-12 130946 m, 2897 m/sec, 3224711 t fired, .
Time elapsed: 817 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 53/2833 1/5 DLCround-PT-12a-CTLFireability-00 63504 m, 1162 m/sec, 4035083 t fired, .
41 CTL EXCL 55/188 1/32 DLCround-PT-12a-CTLFireability-12 143549 m, 2520 m/sec, 3547619 t fired, .
Time elapsed: 822 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 58/2833 1/5 DLCround-PT-12a-CTLFireability-00 68578 m, 1014 m/sec, 4349500 t fired, .
41 CTL EXCL 60/188 1/32 DLCround-PT-12a-CTLFireability-12 155646 m, 2419 m/sec, 3849657 t fired, .
Time elapsed: 827 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 63/2833 1/5 DLCround-PT-12a-CTLFireability-00 74462 m, 1176 m/sec, 4715327 t fired, .
41 CTL EXCL 65/188 1/32 DLCround-PT-12a-CTLFireability-12 166968 m, 2264 m/sec, 4148998 t fired, .
Time elapsed: 832 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 68/2833 1/5 DLCround-PT-12a-CTLFireability-00 79730 m, 1053 m/sec, 5040525 t fired, .
41 CTL EXCL 70/188 1/32 DLCround-PT-12a-CTLFireability-12 178701 m, 2346 m/sec, 4425588 t fired, .
Time elapsed: 837 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 73/2833 1/5 DLCround-PT-12a-CTLFireability-00 85885 m, 1231 m/sec, 5390076 t fired, .
41 CTL EXCL 75/188 1/32 DLCround-PT-12a-CTLFireability-12 190130 m, 2285 m/sec, 4729438 t fired, .
Time elapsed: 842 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 78/2833 1/5 DLCround-PT-12a-CTLFireability-00 91009 m, 1024 m/sec, 5656168 t fired, .
41 CTL EXCL 80/188 1/32 DLCround-PT-12a-CTLFireability-12 203029 m, 2579 m/sec, 5006696 t fired, .
Time elapsed: 847 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 83/2833 1/5 DLCround-PT-12a-CTLFireability-00 96821 m, 1162 m/sec, 6001045 t fired, .
41 CTL EXCL 85/188 1/32 DLCround-PT-12a-CTLFireability-12 214877 m, 2369 m/sec, 5311753 t fired, .
Time elapsed: 852 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 88/2833 1/5 DLCround-PT-12a-CTLFireability-00 101639 m, 963 m/sec, 6290030 t fired, .
41 CTL EXCL 90/188 1/32 DLCround-PT-12a-CTLFireability-12 226762 m, 2377 m/sec, 5590562 t fired, .
Time elapsed: 857 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 93/2833 1/5 DLCround-PT-12a-CTLFireability-00 107680 m, 1208 m/sec, 6654321 t fired, .
41 CTL EXCL 95/188 2/32 DLCround-PT-12a-CTLFireability-12 239060 m, 2459 m/sec, 5918213 t fired, .
Time elapsed: 862 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 98/2833 1/5 DLCround-PT-12a-CTLFireability-00 114491 m, 1362 m/sec, 7058684 t fired, .
41 CTL EXCL 100/188 2/32 DLCround-PT-12a-CTLFireability-12 251321 m, 2452 m/sec, 6254743 t fired, .
Time elapsed: 867 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 103/2833 1/5 DLCround-PT-12a-CTLFireability-00 120316 m, 1165 m/sec, 7426927 t fired, .
41 CTL EXCL 105/188 2/32 DLCround-PT-12a-CTLFireability-12 263997 m, 2535 m/sec, 6549168 t fired, .
Time elapsed: 872 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 108/2833 1/5 DLCround-PT-12a-CTLFireability-00 126177 m, 1172 m/sec, 7779881 t fired, .
41 CTL EXCL 110/188 2/32 DLCround-PT-12a-CTLFireability-12 275694 m, 2339 m/sec, 6859818 t fired, .
Time elapsed: 877 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 113/2833 1/5 DLCround-PT-12a-CTLFireability-00 131666 m, 1097 m/sec, 8127634 t fired, .
41 CTL EXCL 115/188 2/32 DLCround-PT-12a-CTLFireability-12 287596 m, 2380 m/sec, 7156903 t fired, .
Time elapsed: 882 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 118/2833 1/5 DLCround-PT-12a-CTLFireability-00 137699 m, 1206 m/sec, 8491592 t fired, .
41 CTL EXCL 120/188 2/32 DLCround-PT-12a-CTLFireability-12 298472 m, 2175 m/sec, 7475332 t fired, .
Time elapsed: 887 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 123/2833 1/5 DLCround-PT-12a-CTLFireability-00 146705 m, 1801 m/sec, 9014901 t fired, .
41 CTL EXCL 125/188 2/32 DLCround-PT-12a-CTLFireability-12 314715 m, 3248 m/sec, 7920904 t fired, .
Time elapsed: 892 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 128/2833 1/5 DLCround-PT-12a-CTLFireability-00 152858 m, 1230 m/sec, 9383422 t fired, .
41 CTL EXCL 130/188 2/32 DLCround-PT-12a-CTLFireability-12 326569 m, 2370 m/sec, 8249477 t fired, .
Time elapsed: 897 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 133/2833 1/5 DLCround-PT-12a-CTLFireability-00 158040 m, 1036 m/sec, 9708293 t fired, .
41 CTL EXCL 135/188 2/32 DLCround-PT-12a-CTLFireability-12 338000 m, 2286 m/sec, 8532548 t fired, .
Time elapsed: 902 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 138/2833 1/5 DLCround-PT-12a-CTLFireability-00 162929 m, 977 m/sec, 10021231 t fired, .
41 CTL EXCL 140/188 2/32 DLCround-PT-12a-CTLFireability-12 349435 m, 2287 m/sec, 8828791 t fired, .
Time elapsed: 907 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 143/2833 1/5 DLCround-PT-12a-CTLFireability-00 169601 m, 1334 m/sec, 10453127 t fired, .
41 CTL EXCL 145/188 2/32 DLCround-PT-12a-CTLFireability-12 364280 m, 2969 m/sec, 9211596 t fired, .
Time elapsed: 912 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 148/2833 1/5 DLCround-PT-12a-CTLFireability-00 175444 m, 1168 m/sec, 10820274 t fired, .
41 CTL EXCL 150/188 2/32 DLCround-PT-12a-CTLFireability-12 382626 m, 3669 m/sec, 9527370 t fired, .
Time elapsed: 917 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 153/2833 1/5 DLCround-PT-12a-CTLFireability-00 181119 m, 1135 m/sec, 11173698 t fired, .
41 CTL EXCL 155/188 2/32 DLCround-PT-12a-CTLFireability-12 397710 m, 3016 m/sec, 9831871 t fired, .
Time elapsed: 922 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 158/2833 1/5 DLCround-PT-12a-CTLFireability-00 186599 m, 1096 m/sec, 11499199 t fired, .
41 CTL EXCL 160/188 2/32 DLCround-PT-12a-CTLFireability-12 411610 m, 2780 m/sec, 10105612 t fired, .
Time elapsed: 927 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 163/2833 1/5 DLCround-PT-12a-CTLFireability-00 192306 m, 1141 m/sec, 11862841 t fired, .
41 CTL EXCL 165/188 2/32 DLCround-PT-12a-CTLFireability-12 427928 m, 3263 m/sec, 10421805 t fired, .
Time elapsed: 932 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 168/2833 1/5 DLCround-PT-12a-CTLFireability-00 198257 m, 1190 m/sec, 12238589 t fired, .
41 CTL EXCL 170/188 2/32 DLCround-PT-12a-CTLFireability-12 443315 m, 3077 m/sec, 10734480 t fired, .
Time elapsed: 937 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 173/2833 1/5 DLCround-PT-12a-CTLFireability-00 203350 m, 1018 m/sec, 12544967 t fired, .
41 CTL EXCL 175/188 2/32 DLCround-PT-12a-CTLFireability-12 456698 m, 2676 m/sec, 11008455 t fired, .
Time elapsed: 942 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 178/2833 1/5 DLCround-PT-12a-CTLFireability-00 208843 m, 1098 m/sec, 12888207 t fired, .
41 CTL EXCL 180/188 2/32 DLCround-PT-12a-CTLFireability-12 472071 m, 3074 m/sec, 11299547 t fired, .
Time elapsed: 947 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 184/2833 1/5 DLCround-PT-12a-CTLFireability-00 215081 m, 1247 m/sec, 13277671 t fired, .
41 CTL EXCL 186/188 3/32 DLCround-PT-12a-CTLFireability-12 487176 m, 3021 m/sec, 11624415 t fired, .
Time elapsed: 953 secs. Pages in use: 17
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DLCround-PT-12a-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 0 0 2 1 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 189/2833 1/5 DLCround-PT-12a-CTLFireability-00 221218 m, 1227 m/sec, 13640473 t fired, .
Time elapsed: 958 secs. Pages in use: 17
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 36 DLCround-PT-12a-CTLFireability-12
lola: time limit : 2642 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 194/202 1/5 DLCround-PT-12a-CTLFireability-00 228006 m, 1357 m/sec, 14060624 t fired, .
41 CTL EXCL 3/2642 1/5 DLCround-PT-12a-CTLFireability-12 9967 m, -95441 m/sec, 247041 t fired, .
Time elapsed: 963 secs. Pages in use: 19
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 199/202 1/5 DLCround-PT-12a-CTLFireability-00 232324 m, 863 m/sec, 14331793 t fired, .
41 CTL EXCL 8/176 1/5 DLCround-PT-12a-CTLFireability-12 23496 m, 2705 m/sec, 583879 t fired, .
Time elapsed: 968 secs. Pages in use: 19
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-12a-CTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 1 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 13/176 1/5 DLCround-PT-12a-CTLFireability-12 38575 m, 3015 m/sec, 915880 t fired, .
Time elapsed: 973 secs. Pages in use: 19
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-12a-CTLFireability-00
lola: time limit : 2627 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 0/2627 1/5 DLCround-PT-12a-CTLFireability-00 246 m, -46415 m/sec, 16448 t fired, .
41 CTL EXCL 24/188 1/5 DLCround-PT-12a-CTLFireability-12 66687 m, 5622 m/sec, 1603970 t fired, .
Time elapsed: 984 secs. Pages in use: 21
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/2627 1/5 DLCround-PT-12a-CTLFireability-00 2762 m, 503 m/sec, 198300 t fired, .
41 CTL EXCL 29/176 1/5 DLCround-PT-12a-CTLFireability-12 75377 m, 1738 m/sec, 1845976 t fired, .
Time elapsed: 989 secs. Pages in use: 21
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/2627 1/5 DLCround-PT-12a-CTLFireability-00 6431 m, 733 m/sec, 425938 t fired, .
41 CTL EXCL 34/176 1/5 DLCround-PT-12a-CTLFireability-12 86658 m, 2256 m/sec, 2164346 t fired, .
Time elapsed: 994 secs. Pages in use: 21
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/2627 1/5 DLCround-PT-12a-CTLFireability-00 10147 m, 743 m/sec, 660639 t fired, .
41 CTL EXCL 39/176 1/5 DLCround-PT-12a-CTLFireability-12 98147 m, 2297 m/sec, 2455024 t fired, .
Time elapsed: 999 secs. Pages in use: 21
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/2627 1/5 DLCround-PT-12a-CTLFireability-00 12993 m, 569 m/sec, 845478 t fired, .
41 CTL EXCL 44/176 1/5 DLCround-PT-12a-CTLFireability-12 112134 m, 2797 m/sec, 2760374 t fired, .
Time elapsed: 1004 secs. Pages in use: 21
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/2627 1/5 DLCround-PT-12a-CTLFireability-00 16191 m, 639 m/sec, 1052130 t fired, .
41 CTL EXCL 49/176 1/5 DLCround-PT-12a-CTLFireability-12 122228 m, 2018 m/sec, 3005964 t fired, .
Time elapsed: 1009 secs. Pages in use: 21
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/2627 1/5 DLCround-PT-12a-CTLFireability-00 18858 m, 533 m/sec, 1228453 t fired, .
41 CTL EXCL 54/176 1/5 DLCround-PT-12a-CTLFireability-12 132497 m, 2053 m/sec, 3266035 t fired, .
Time elapsed: 1014 secs. Pages in use: 21
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/2627 1/5 DLCround-PT-12a-CTLFireability-00 22145 m, 657 m/sec, 1422421 t fired, .
41 CTL EXCL 59/176 1/5 DLCround-PT-12a-CTLFireability-12 143321 m, 2164 m/sec, 3541917 t fired, .
Time elapsed: 1019 secs. Pages in use: 21
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/2627 1/5 DLCround-PT-12a-CTLFireability-00 25087 m, 588 m/sec, 1604586 t fired, .
41 CTL EXCL 64/176 1/5 DLCround-PT-12a-CTLFireability-12 153868 m, 2109 m/sec, 3805294 t fired, .
Time elapsed: 1024 secs. Pages in use: 21
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/2627 1/5 DLCround-PT-12a-CTLFireability-00 27880 m, 558 m/sec, 1789743 t fired, .
41 CTL EXCL 69/176 1/5 DLCround-PT-12a-CTLFireability-12 164328 m, 2092 m/sec, 4066120 t fired, .
Time elapsed: 1029 secs. Pages in use: 22
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/2627 1/5 DLCround-PT-12a-CTLFireability-00 30667 m, 557 m/sec, 1954021 t fired, .
41 CTL EXCL 74/176 1/5 DLCround-PT-12a-CTLFireability-12 171880 m, 1510 m/sec, 4275465 t fired, .
Time elapsed: 1034 secs. Pages in use: 22
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/2627 1/5 DLCround-PT-12a-CTLFireability-00 33363 m, 539 m/sec, 2131993 t fired, .
41 CTL EXCL 79/176 1/5 DLCround-PT-12a-CTLFireability-12 181867 m, 1997 m/sec, 4534231 t fired, .
Time elapsed: 1039 secs. Pages in use: 22
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/2627 1/5 DLCround-PT-12a-CTLFireability-00 36264 m, 580 m/sec, 2323020 t fired, .
41 CTL EXCL 84/176 1/5 DLCround-PT-12a-CTLFireability-12 191986 m, 2023 m/sec, 4770138 t fired, .
Time elapsed: 1044 secs. Pages in use: 22
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/2627 1/5 DLCround-PT-12a-CTLFireability-00 38610 m, 469 m/sec, 2476526 t fired, .
41 CTL EXCL 89/176 1/5 DLCround-PT-12a-CTLFireability-12 203717 m, 2346 m/sec, 5027737 t fired, .
Time elapsed: 1049 secs. Pages in use: 22
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/2627 1/5 DLCround-PT-12a-CTLFireability-00 41345 m, 547 m/sec, 2658659 t fired, .
41 CTL EXCL 94/176 1/5 DLCround-PT-12a-CTLFireability-12 214342 m, 2125 m/sec, 5301212 t fired, .
Time elapsed: 1054 secs. Pages in use: 23
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/2627 1/5 DLCround-PT-12a-CTLFireability-00 45068 m, 744 m/sec, 2884151 t fired, .
41 CTL EXCL 99/176 1/5 DLCround-PT-12a-CTLFireability-12 225181 m, 2167 m/sec, 5550456 t fired, .
Time elapsed: 1059 secs. Pages in use: 23
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/2627 1/5 DLCround-PT-12a-CTLFireability-00 47533 m, 493 m/sec, 3042170 t fired, .
41 CTL EXCL 104/176 1/5 DLCround-PT-12a-CTLFireability-12 235780 m, 2119 m/sec, 5836003 t fired, .
Time elapsed: 1064 secs. Pages in use: 23
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/2627 1/5 DLCround-PT-12a-CTLFireability-00 50928 m, 679 m/sec, 3249825 t fired, .
41 CTL EXCL 109/176 2/5 DLCround-PT-12a-CTLFireability-12 246654 m, 2174 m/sec, 6114057 t fired, .
Time elapsed: 1069 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/2627 1/5 DLCround-PT-12a-CTLFireability-00 54028 m, 620 m/sec, 3452305 t fired, .
41 CTL EXCL 114/176 2/5 DLCround-PT-12a-CTLFireability-12 257093 m, 2087 m/sec, 6409452 t fired, .
Time elapsed: 1074 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/2627 1/5 DLCround-PT-12a-CTLFireability-00 56978 m, 590 m/sec, 3645550 t fired, .
41 CTL EXCL 119/176 2/5 DLCround-PT-12a-CTLFireability-12 268698 m, 2321 m/sec, 6648032 t fired, .
Time elapsed: 1079 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/2627 1/5 DLCround-PT-12a-CTLFireability-00 61045 m, 813 m/sec, 3897748 t fired, .
41 CTL EXCL 124/176 2/5 DLCround-PT-12a-CTLFireability-12 278508 m, 1962 m/sec, 6931976 t fired, .
Time elapsed: 1084 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/2627 1/5 DLCround-PT-12a-CTLFireability-00 63925 m, 576 m/sec, 4064062 t fired, .
41 CTL EXCL 129/176 2/5 DLCround-PT-12a-CTLFireability-12 290008 m, 2300 m/sec, 7218466 t fired, .
Time elapsed: 1089 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/2627 1/5 DLCround-PT-12a-CTLFireability-00 66323 m, 479 m/sec, 4216979 t fired, .
41 CTL EXCL 134/176 2/5 DLCround-PT-12a-CTLFireability-12 298306 m, 1659 m/sec, 7471144 t fired, .
Time elapsed: 1094 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/2627 1/5 DLCround-PT-12a-CTLFireability-00 69013 m, 538 m/sec, 4378107 t fired, .
41 CTL EXCL 139/176 2/5 DLCround-PT-12a-CTLFireability-12 305920 m, 1522 m/sec, 7698808 t fired, .
Time elapsed: 1099 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/2627 1/5 DLCround-PT-12a-CTLFireability-00 73000 m, 797 m/sec, 4623885 t fired, .
41 CTL EXCL 144/176 2/5 DLCround-PT-12a-CTLFireability-12 317699 m, 2355 m/sec, 7999593 t fired, .
Time elapsed: 1104 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/2627 1/5 DLCround-PT-12a-CTLFireability-00 76309 m, 661 m/sec, 4829121 t fired, .
41 CTL EXCL 149/176 2/5 DLCround-PT-12a-CTLFireability-12 327700 m, 2000 m/sec, 8280946 t fired, .
Time elapsed: 1109 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/2627 1/5 DLCround-PT-12a-CTLFireability-00 78979 m, 534 m/sec, 4991925 t fired, .
41 CTL EXCL 154/176 2/5 DLCround-PT-12a-CTLFireability-12 338000 m, 2060 m/sec, 8532548 t fired, .
Time elapsed: 1114 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/2627 1/5 DLCround-PT-12a-CTLFireability-00 81912 m, 586 m/sec, 5159418 t fired, .
41 CTL EXCL 159/176 2/5 DLCround-PT-12a-CTLFireability-12 347660 m, 1932 m/sec, 8780538 t fired, .
Time elapsed: 1119 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 140/2627 1/5 DLCround-PT-12a-CTLFireability-00 85475 m, 712 m/sec, 5366630 t fired, .
41 CTL EXCL 164/176 2/5 DLCround-PT-12a-CTLFireability-12 358189 m, 2105 m/sec, 9073215 t fired, .
Time elapsed: 1124 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 145/2627 1/5 DLCround-PT-12a-CTLFireability-00 89937 m, 892 m/sec, 5593537 t fired, .
41 CTL EXCL 169/176 2/5 DLCround-PT-12a-CTLFireability-12 372926 m, 2947 m/sec, 9356523 t fired, .
Time elapsed: 1129 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 150/2627 1/5 DLCround-PT-12a-CTLFireability-00 94355 m, 883 m/sec, 5860116 t fired, .
41 CTL EXCL 174/176 2/5 DLCround-PT-12a-CTLFireability-12 385487 m, 2512 m/sec, 9582785 t fired, .
Time elapsed: 1134 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DLCround-PT-12a-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 0 0 2 1 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 155/2627 1/5 DLCround-PT-12a-CTLFireability-00 98925 m, 914 m/sec, 6119678 t fired, .
Time elapsed: 1139 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 36 DLCround-PT-12a-CTLFireability-12
lola: time limit : 2461 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 177/186 1/5 DLCround-PT-12a-CTLFireability-00 113725 m, 2960 m/sec, 7012752 t fired, .
41 CTL EXCL 0/2461 1/5 DLCround-PT-12a-CTLFireability-12 --
Time elapsed: 1161 secs. Pages in use: 25
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 182/186 1/5 DLCround-PT-12a-CTLFireability-00 117304 m, 715 m/sec, 7231558 t fired, .
41 CTL EXCL 5/162 1/5 DLCround-PT-12a-CTLFireability-12 9235 m, -75250 m/sec, 232677 t fired, .
Time elapsed: 1166 secs. Pages in use: 26
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-12a-CTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 1 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/162 1/5 DLCround-PT-12a-CTLFireability-12 17474 m, 1647 m/sec, 433200 t fired, .
Time elapsed: 1171 secs. Pages in use: 27
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-12a-CTLFireability-00
lola: time limit : 2429 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 0/2429 0/5 DLCround-PT-12a-CTLFireability-00 --
41 CTL EXCL 47/174 1/5 DLCround-PT-12a-CTLFireability-12 86895 m, 13884 m/sec, 2171901 t fired, .
Time elapsed: 1208 secs. Pages in use: 28
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/2429 1/5 DLCround-PT-12a-CTLFireability-00 2182 m, -23024 m/sec, 157600 t fired, .
41 CTL EXCL 52/162 1/5 DLCround-PT-12a-CTLFireability-12 94321 m, 1485 m/sec, 2351861 t fired, .
Time elapsed: 1213 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/2429 1/5 DLCround-PT-12a-CTLFireability-00 4996 m, 562 m/sec, 339939 t fired, .
41 CTL EXCL 57/162 1/5 DLCround-PT-12a-CTLFireability-12 100793 m, 1294 m/sec, 2530691 t fired, .
Time elapsed: 1218 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/2429 1/5 DLCround-PT-12a-CTLFireability-00 7875 m, 575 m/sec, 523875 t fired, .
41 CTL EXCL 62/162 1/5 DLCround-PT-12a-CTLFireability-12 109139 m, 1669 m/sec, 2702074 t fired, .
Time elapsed: 1223 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/2429 1/5 DLCround-PT-12a-CTLFireability-00 9822 m, 389 m/sec, 637204 t fired, .
41 CTL EXCL 67/162 1/5 DLCround-PT-12a-CTLFireability-12 117930 m, 1758 m/sec, 2905027 t fired, .
Time elapsed: 1228 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/2429 1/5 DLCround-PT-12a-CTLFireability-00 11525 m, 340 m/sec, 751629 t fired, .
41 CTL EXCL 72/162 1/5 DLCround-PT-12a-CTLFireability-12 124554 m, 1324 m/sec, 3054467 t fired, .
Time elapsed: 1233 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/2429 1/5 DLCround-PT-12a-CTLFireability-00 13053 m, 305 m/sec, 849457 t fired, .
41 CTL EXCL 77/162 1/5 DLCround-PT-12a-CTLFireability-12 131659 m, 1421 m/sec, 3242577 t fired, .
Time elapsed: 1238 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/2429 1/5 DLCround-PT-12a-CTLFireability-00 15004 m, 390 m/sec, 976712 t fired, .
41 CTL EXCL 82/162 1/5 DLCround-PT-12a-CTLFireability-12 137086 m, 1085 m/sec, 3381290 t fired, .
Time elapsed: 1243 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/2429 1/5 DLCround-PT-12a-CTLFireability-00 17863 m, 571 m/sec, 1162703 t fired, .
41 CTL EXCL 87/162 1/5 DLCround-PT-12a-CTLFireability-12 144124 m, 1407 m/sec, 3565525 t fired, .
Time elapsed: 1248 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/2429 1/5 DLCround-PT-12a-CTLFireability-00 19636 m, 354 m/sec, 1279686 t fired, .
41 CTL EXCL 92/162 1/5 DLCround-PT-12a-CTLFireability-12 149952 m, 1165 m/sec, 3701576 t fired, .
Time elapsed: 1253 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/2429 1/5 DLCround-PT-12a-CTLFireability-00 21774 m, 427 m/sec, 1397902 t fired, .
41 CTL EXCL 97/162 1/5 DLCround-PT-12a-CTLFireability-12 156211 m, 1251 m/sec, 3863969 t fired, .
Time elapsed: 1258 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/2429 1/5 DLCround-PT-12a-CTLFireability-00 23734 m, 392 m/sec, 1525953 t fired, .
41 CTL EXCL 102/162 1/5 DLCround-PT-12a-CTLFireability-12 162703 m, 1298 m/sec, 4025363 t fired, .
Time elapsed: 1263 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/2429 1/5 DLCround-PT-12a-CTLFireability-00 25722 m, 397 m/sec, 1645965 t fired, .
41 CTL EXCL 107/162 1/5 DLCround-PT-12a-CTLFireability-12 169250 m, 1309 m/sec, 4206795 t fired, .
Time elapsed: 1268 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/2429 1/5 DLCround-PT-12a-CTLFireability-00 27498 m, 355 m/sec, 1767478 t fired, .
41 CTL EXCL 112/162 1/5 DLCround-PT-12a-CTLFireability-12 176603 m, 1470 m/sec, 4375135 t fired, .
Time elapsed: 1273 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/2429 1/5 DLCround-PT-12a-CTLFireability-00 30061 m, 512 m/sec, 1918101 t fired, .
41 CTL EXCL 117/162 1/5 DLCround-PT-12a-CTLFireability-12 181665 m, 1012 m/sec, 4525921 t fired, .
Time elapsed: 1278 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/2429 1/5 DLCround-PT-12a-CTLFireability-00 32461 m, 480 m/sec, 2072002 t fired, .
41 CTL EXCL 122/162 1/5 DLCround-PT-12a-CTLFireability-12 188577 m, 1382 m/sec, 4690663 t fired, .
Time elapsed: 1283 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/2429 1/5 DLCround-PT-12a-CTLFireability-00 34272 m, 362 m/sec, 2192286 t fired, .
41 CTL EXCL 127/162 1/5 DLCround-PT-12a-CTLFireability-12 195844 m, 1453 m/sec, 4845705 t fired, .
Time elapsed: 1288 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/2429 1/5 DLCround-PT-12a-CTLFireability-00 36149 m, 375 m/sec, 2314937 t fired, .
41 CTL EXCL 132/162 1/5 DLCround-PT-12a-CTLFireability-12 205254 m, 1882 m/sec, 5064422 t fired, .
Time elapsed: 1293 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/2429 1/5 DLCround-PT-12a-CTLFireability-00 37956 m, 361 m/sec, 2435174 t fired, .
41 CTL EXCL 137/162 1/5 DLCround-PT-12a-CTLFireability-12 211577 m, 1264 m/sec, 5238259 t fired, .
Time elapsed: 1298 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/2429 1/5 DLCround-PT-12a-CTLFireability-00 39817 m, 372 m/sec, 2557981 t fired, .
41 CTL EXCL 142/162 1/5 DLCround-PT-12a-CTLFireability-12 219092 m, 1503 m/sec, 5413889 t fired, .
Time elapsed: 1303 secs. Pages in use: 31
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/2429 1/5 DLCround-PT-12a-CTLFireability-00 41557 m, 348 m/sec, 2673672 t fired, .
41 CTL EXCL 147/162 1/5 DLCround-PT-12a-CTLFireability-12 229369 m, 2055 m/sec, 5659168 t fired, .
Time elapsed: 1308 secs. Pages in use: 31
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/2429 1/5 DLCround-PT-12a-CTLFireability-00 44191 m, 526 m/sec, 2826438 t fired, .
41 CTL EXCL 152/162 1/5 DLCround-PT-12a-CTLFireability-12 236659 m, 1458 m/sec, 5859294 t fired, .
Time elapsed: 1313 secs. Pages in use: 31
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/2429 1/5 DLCround-PT-12a-CTLFireability-00 46232 m, 408 m/sec, 2961804 t fired, .
41 CTL EXCL 157/162 2/5 DLCround-PT-12a-CTLFireability-12 245948 m, 1857 m/sec, 6094954 t fired, .
Time elapsed: 1318 secs. Pages in use: 33
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DLCround-PT-12a-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 0 0 2 1 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 116/2429 1/5 DLCround-PT-12a-CTLFireability-00 49292 m, 612 m/sec, 3145932 t fired, .
Time elapsed: 1324 secs. Pages in use: 33
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 36 DLCround-PT-12a-CTLFireability-12
lola: time limit : 2276 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 152/170 1/5 DLCround-PT-12a-CTLFireability-00 65888 m, 3319 m/sec, 4189345 t fired, .
41 CTL EXCL 0/2276 0/5 DLCround-PT-12a-CTLFireability-12 --
Time elapsed: 1360 secs. Pages in use: 34
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 157/170 1/5 DLCround-PT-12a-CTLFireability-00 68006 m, 423 m/sec, 4320133 t fired, .
41 CTL EXCL 5/149 1/5 DLCround-PT-12a-CTLFireability-12 7417 m, -47706 m/sec, 179672 t fired, .
Time elapsed: 1365 secs. Pages in use: 35
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 162/170 1/5 DLCround-PT-12a-CTLFireability-00 69439 m, 286 m/sec, 4406197 t fired, .
41 CTL EXCL 10/149 1/5 DLCround-PT-12a-CTLFireability-12 12760 m, 1068 m/sec, 312603 t fired, .
Time elapsed: 1370 secs. Pages in use: 35
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 167/170 1/5 DLCround-PT-12a-CTLFireability-00 70953 m, 302 m/sec, 4498428 t fired, .
41 CTL EXCL 15/149 1/5 DLCround-PT-12a-CTLFireability-12 18172 m, 1082 m/sec, 450195 t fired, .
Time elapsed: 1375 secs. Pages in use: 35
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-12a-CTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 1 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/149 1/5 DLCround-PT-12a-CTLFireability-12 25465 m, 1458 m/sec, 629518 t fired, .
Time elapsed: 1380 secs. Pages in use: 35
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-12a-CTLFireability-00
lola: time limit : 2220 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 0/2220 1/5 DLCround-PT-12a-CTLFireability-00 43 m, -14182 m/sec, 1636 t fired, .
41 CTL EXCL 98/160 1/5 DLCround-PT-12a-CTLFireability-12 141752 m, 23257 m/sec, 3502656 t fired, .
Time elapsed: 1458 secs. Pages in use: 37
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/2220 1/5 DLCround-PT-12a-CTLFireability-00 1571 m, 305 m/sec, 110109 t fired, .
41 CTL EXCL 103/149 1/5 DLCround-PT-12a-CTLFireability-12 146691 m, 987 m/sec, 3632349 t fired, .
Time elapsed: 1463 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/2220 1/5 DLCround-PT-12a-CTLFireability-00 2759 m, 237 m/sec, 198121 t fired, .
41 CTL EXCL 108/149 1/5 DLCround-PT-12a-CTLFireability-12 154775 m, 1616 m/sec, 3827343 t fired, .
Time elapsed: 1468 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/2220 1/5 DLCround-PT-12a-CTLFireability-00 4014 m, 251 m/sec, 279211 t fired, .
41 CTL EXCL 113/149 1/5 DLCround-PT-12a-CTLFireability-12 161878 m, 1420 m/sec, 4002845 t fired, .
Time elapsed: 1473 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/2220 1/5 DLCround-PT-12a-CTLFireability-00 5504 m, 298 m/sec, 368100 t fired, .
41 CTL EXCL 118/149 1/5 DLCround-PT-12a-CTLFireability-12 166524 m, 929 m/sec, 4137993 t fired, .
Time elapsed: 1478 secs. Pages in use: 40
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/2220 1/5 DLCround-PT-12a-CTLFireability-00 7028 m, 304 m/sec, 464822 t fired, .
41 CTL EXCL 123/149 1/5 DLCround-PT-12a-CTLFireability-12 173983 m, 1491 m/sec, 4318738 t fired, .
Time elapsed: 1483 secs. Pages in use: 40
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/2220 1/5 DLCround-PT-12a-CTLFireability-00 8700 m, 334 m/sec, 572844 t fired, .
41 CTL EXCL 128/149 1/5 DLCround-PT-12a-CTLFireability-12 179729 m, 1149 m/sec, 4462794 t fired, .
Time elapsed: 1488 secs. Pages in use: 40
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/2220 1/5 DLCround-PT-12a-CTLFireability-00 10304 m, 320 m/sec, 671452 t fired, .
41 CTL EXCL 133/149 1/5 DLCround-PT-12a-CTLFireability-12 184728 m, 999 m/sec, 4610130 t fired, .
Time elapsed: 1493 secs. Pages in use: 40
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/2220 1/5 DLCround-PT-12a-CTLFireability-00 11694 m, 278 m/sec, 760156 t fired, .
41 CTL EXCL 138/149 1/5 DLCround-PT-12a-CTLFireability-12 191968 m, 1448 m/sec, 4769725 t fired, .
Time elapsed: 1498 secs. Pages in use: 40
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/2220 1/5 DLCround-PT-12a-CTLFireability-00 13151 m, 291 m/sec, 856968 t fired, .
41 CTL EXCL 143/149 1/5 DLCround-PT-12a-CTLFireability-12 200293 m, 1665 m/sec, 4928886 t fired, .
Time elapsed: 1503 secs. Pages in use: 40
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/2220 1/5 DLCround-PT-12a-CTLFireability-00 14785 m, 326 m/sec, 960324 t fired, .
41 CTL EXCL 148/149 1/5 DLCround-PT-12a-CTLFireability-12 205244 m, 990 m/sec, 5064336 t fired, .
Time elapsed: 1508 secs. Pages in use: 40
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DLCround-PT-12a-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 0 0 2 1 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/2220 1/5 DLCround-PT-12a-CTLFireability-00 16507 m, 344 m/sec, 1073344 t fired, .
Time elapsed: 1513 secs. Pages in use: 40
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 36 DLCround-PT-12a-CTLFireability-12
lola: time limit : 2087 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 118/153 1/5 DLCround-PT-12a-CTLFireability-00 44366 m, 5571 m/sec, 2838817 t fired, .
41 CTL EXCL 0/2087 0/5 DLCround-PT-12a-CTLFireability-12 --
Time elapsed: 1576 secs. Pages in use: 41
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 123/153 1/5 DLCround-PT-12a-CTLFireability-00 45675 m, 261 m/sec, 2927574 t fired, .
41 CTL EXCL 5/134 1/5 DLCround-PT-12a-CTLFireability-12 4565 m, -40135 m/sec, 106122 t fired, .
Time elapsed: 1581 secs. Pages in use: 44
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 128/153 1/5 DLCround-PT-12a-CTLFireability-00 47027 m, 270 m/sec, 3013256 t fired, .
41 CTL EXCL 10/134 1/5 DLCround-PT-12a-CTLFireability-12 8638 m, 814 m/sec, 210952 t fired, .
Time elapsed: 1586 secs. Pages in use: 44
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 133/153 1/5 DLCround-PT-12a-CTLFireability-00 48597 m, 314 m/sec, 3109661 t fired, .
41 CTL EXCL 15/134 1/5 DLCround-PT-12a-CTLFireability-12 13165 m, 905 m/sec, 322694 t fired, .
Time elapsed: 1591 secs. Pages in use: 44
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 138/153 1/5 DLCround-PT-12a-CTLFireability-00 50059 m, 292 m/sec, 3195189 t fired, .
41 CTL EXCL 20/134 1/5 DLCround-PT-12a-CTLFireability-12 17277 m, 822 m/sec, 428362 t fired, .
Time elapsed: 1596 secs. Pages in use: 44
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 143/153 1/5 DLCround-PT-12a-CTLFireability-00 51380 m, 264 m/sec, 3276901 t fired, .
41 CTL EXCL 25/134 1/5 DLCround-PT-12a-CTLFireability-12 22265 m, 997 m/sec, 546686 t fired, .
Time elapsed: 1601 secs. Pages in use: 44
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 148/153 1/5 DLCround-PT-12a-CTLFireability-00 52656 m, 255 m/sec, 3362765 t fired, .
41 CTL EXCL 30/134 1/5 DLCround-PT-12a-CTLFireability-12 28061 m, 1159 m/sec, 698904 t fired, .
Time elapsed: 1606 secs. Pages in use: 44
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 153/153 1/5 DLCround-PT-12a-CTLFireability-00 53923 m, 253 m/sec, 3447592 t fired, .
41 CTL EXCL 35/134 1/5 DLCround-PT-12a-CTLFireability-12 33880 m, 1163 m/sec, 818664 t fired, .
Time elapsed: 1611 secs. Pages in use: 44
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-12a-CTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 1 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 40/134 1/5 DLCround-PT-12a-CTLFireability-12 40323 m, 1288 m/sec, 949586 t fired, .
Time elapsed: 1616 secs. Pages in use: 44
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-12a-CTLFireability-00
lola: time limit : 1984 sec
lola: memory limit: 5 pages
lola: CANCELED task # 41 (type EXCL) for DLCround-PT-12a-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 0 0 2 1 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 0/1984 0/5 DLCround-PT-12a-CTLFireability-00 --
Time elapsed: 1745 secs. Pages in use: 45
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 36 DLCround-PT-12a-CTLFireability-12
lola: time limit : 1855 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 39/132 1/5 DLCround-PT-12a-CTLFireability-00 178 m, -10749 m/sec, 11550 t fired, .
41 CTL EXCL 0/1855 1/5 DLCround-PT-12a-CTLFireability-12 4 m, -8063 m/sec, 5 t fired, .
Time elapsed: 1784 secs. Pages in use: 50
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 44/132 1/5 DLCround-PT-12a-CTLFireability-00 1196 m, 203 m/sec, 85315 t fired, .
41 CTL EXCL 5/121 1/5 DLCround-PT-12a-CTLFireability-12 4986 m, 996 m/sec, 117058 t fired, .
Time elapsed: 1789 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 49/132 1/5 DLCround-PT-12a-CTLFireability-00 2379 m, 236 m/sec, 172062 t fired, .
41 CTL EXCL 10/121 1/5 DLCround-PT-12a-CTLFireability-12 8506 m, 704 m/sec, 207520 t fired, .
Time elapsed: 1794 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 54/132 1/5 DLCround-PT-12a-CTLFireability-00 3586 m, 241 m/sec, 252031 t fired, .
41 CTL EXCL 15/121 1/5 DLCround-PT-12a-CTLFireability-12 12331 m, 765 m/sec, 302128 t fired, .
Time elapsed: 1799 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 59/132 1/5 DLCround-PT-12a-CTLFireability-00 4837 m, 250 m/sec, 329577 t fired, .
41 CTL EXCL 20/121 1/5 DLCround-PT-12a-CTLFireability-12 16213 m, 776 m/sec, 401580 t fired, .
Time elapsed: 1804 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 64/132 1/5 DLCround-PT-12a-CTLFireability-00 6116 m, 255 m/sec, 406494 t fired, .
41 CTL EXCL 25/121 1/5 DLCround-PT-12a-CTLFireability-12 20498 m, 857 m/sec, 500992 t fired, .
Time elapsed: 1809 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 69/132 1/5 DLCround-PT-12a-CTLFireability-00 7183 m, 213 m/sec, 476161 t fired, .
41 CTL EXCL 30/121 1/5 DLCround-PT-12a-CTLFireability-12 24278 m, 756 m/sec, 601726 t fired, .
Time elapsed: 1814 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 74/132 1/5 DLCround-PT-12a-CTLFireability-00 8377 m, 238 m/sec, 553964 t fired, .
41 CTL EXCL 35/121 1/5 DLCround-PT-12a-CTLFireability-12 28291 m, 802 m/sec, 704440 t fired, .
Time elapsed: 1819 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 79/132 1/5 DLCround-PT-12a-CTLFireability-00 9815 m, 287 m/sec, 636662 t fired, .
41 CTL EXCL 40/121 1/5 DLCround-PT-12a-CTLFireability-12 32406 m, 823 m/sec, 792071 t fired, .
Time elapsed: 1824 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 84/132 1/5 DLCround-PT-12a-CTLFireability-00 10964 m, 229 m/sec, 712435 t fired, .
41 CTL EXCL 45/121 1/5 DLCround-PT-12a-CTLFireability-12 37339 m, 986 m/sec, 888667 t fired, .
Time elapsed: 1829 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 89/132 1/5 DLCround-PT-12a-CTLFireability-00 12028 m, 212 m/sec, 781818 t fired, .
41 CTL EXCL 50/121 1/5 DLCround-PT-12a-CTLFireability-12 42322 m, 996 m/sec, 983696 t fired, .
Time elapsed: 1834 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 94/132 1/5 DLCround-PT-12a-CTLFireability-00 13106 m, 215 m/sec, 853521 t fired, .
41 CTL EXCL 55/121 1/5 DLCround-PT-12a-CTLFireability-12 45949 m, 725 m/sec, 1085976 t fired, .
Time elapsed: 1839 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 99/132 1/5 DLCround-PT-12a-CTLFireability-00 14302 m, 239 m/sec, 928289 t fired, .
41 CTL EXCL 60/121 1/5 DLCround-PT-12a-CTLFireability-12 50144 m, 839 m/sec, 1180688 t fired, .
Time elapsed: 1844 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 104/132 1/5 DLCround-PT-12a-CTLFireability-00 15369 m, 213 m/sec, 997101 t fired, .
41 CTL EXCL 65/121 1/5 DLCround-PT-12a-CTLFireability-12 54485 m, 868 m/sec, 1299038 t fired, .
Time elapsed: 1849 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 109/132 1/5 DLCround-PT-12a-CTLFireability-00 16509 m, 228 m/sec, 1073477 t fired, .
41 CTL EXCL 70/121 1/5 DLCround-PT-12a-CTLFireability-12 58094 m, 721 m/sec, 1399722 t fired, .
Time elapsed: 1854 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 114/132 1/5 DLCround-PT-12a-CTLFireability-00 17731 m, 244 m/sec, 1153088 t fired, .
41 CTL EXCL 75/121 1/5 DLCround-PT-12a-CTLFireability-12 62425 m, 866 m/sec, 1500677 t fired, .
Time elapsed: 1859 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 119/132 1/5 DLCround-PT-12a-CTLFireability-00 18864 m, 226 m/sec, 1228723 t fired, .
41 CTL EXCL 80/121 1/5 DLCround-PT-12a-CTLFireability-12 66435 m, 802 m/sec, 1598812 t fired, .
Time elapsed: 1864 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 124/132 1/5 DLCround-PT-12a-CTLFireability-00 20129 m, 253 m/sec, 1307964 t fired, .
41 CTL EXCL 85/121 1/5 DLCround-PT-12a-CTLFireability-12 69795 m, 672 m/sec, 1709087 t fired, .
Time elapsed: 1869 secs. Pages in use: 52
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 129/132 1/5 DLCround-PT-12a-CTLFireability-00 21710 m, 316 m/sec, 1393605 t fired, .
41 CTL EXCL 90/121 1/5 DLCround-PT-12a-CTLFireability-12 75107 m, 1062 m/sec, 1838977 t fired, .
Time elapsed: 1874 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-12a-CTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 1 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 95/121 1/5 DLCround-PT-12a-CTLFireability-12 79554 m, 889 m/sec, 1955381 t fired, .
Time elapsed: 1879 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-12a-CTLFireability-00
lola: time limit : 1720 sec
lola: memory limit: 5 pages
lola: CANCELED task # 41 (type EXCL) for DLCround-PT-12a-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 0 0 2 1 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 0/1720 0/5 DLCround-PT-12a-CTLFireability-00 --
Time elapsed: 2072 secs. Pages in use: 54
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 36 DLCround-PT-12a-CTLFireability-12
lola: time limit : 1528 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 33/109 1/5 DLCround-PT-12a-CTLFireability-00 2 m, -4341 m/sec, 4 t fired, .
41 CTL EXCL 1/1528 1/5 DLCround-PT-12a-CTLFireability-12 4 m, -15910 m/sec, 5 t fired, .
Time elapsed: 2105 secs. Pages in use: 62
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 38/109 1/5 DLCround-PT-12a-CTLFireability-00 1043 m, 208 m/sec, 74040 t fired, .
41 CTL EXCL 6/99 1/5 DLCround-PT-12a-CTLFireability-12 3149 m, 629 m/sec, 70483 t fired, .
Time elapsed: 2110 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 43/109 1/5 DLCround-PT-12a-CTLFireability-00 2000 m, 191 m/sec, 141677 t fired, .
41 CTL EXCL 11/99 1/5 DLCround-PT-12a-CTLFireability-12 6935 m, 757 m/sec, 164885 t fired, .
Time elapsed: 2115 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 48/109 1/5 DLCround-PT-12a-CTLFireability-00 2853 m, 170 m/sec, 202540 t fired, .
41 CTL EXCL 16/99 1/5 DLCround-PT-12a-CTLFireability-12 10511 m, 715 m/sec, 258410 t fired, .
Time elapsed: 2120 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 53/109 1/5 DLCround-PT-12a-CTLFireability-00 3849 m, 199 m/sec, 267661 t fired, .
41 CTL EXCL 21/99 1/5 DLCround-PT-12a-CTLFireability-12 13786 m, 655 m/sec, 338102 t fired, .
Time elapsed: 2125 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 58/109 1/5 DLCround-PT-12a-CTLFireability-00 4774 m, 185 m/sec, 325862 t fired, .
41 CTL EXCL 26/99 1/5 DLCround-PT-12a-CTLFireability-12 17043 m, 651 m/sec, 422486 t fired, .
Time elapsed: 2130 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 63/109 1/5 DLCround-PT-12a-CTLFireability-00 5809 m, 207 m/sec, 388765 t fired, .
41 CTL EXCL 31/99 1/5 DLCround-PT-12a-CTLFireability-12 20503 m, 692 m/sec, 501066 t fired, .
Time elapsed: 2135 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 68/109 1/5 DLCround-PT-12a-CTLFireability-00 6837 m, 205 m/sec, 452865 t fired, .
41 CTL EXCL 36/99 1/5 DLCround-PT-12a-CTLFireability-12 23344 m, 568 m/sec, 580614 t fired, .
Time elapsed: 2140 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 73/109 1/5 DLCround-PT-12a-CTLFireability-00 7664 m, 165 m/sec, 508890 t fired, .
41 CTL EXCL 41/99 1/5 DLCround-PT-12a-CTLFireability-12 26203 m, 571 m/sec, 646746 t fired, .
Time elapsed: 2145 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 78/109 1/5 DLCround-PT-12a-CTLFireability-00 8678 m, 202 m/sec, 571421 t fired, .
41 CTL EXCL 46/99 1/5 DLCround-PT-12a-CTLFireability-12 28751 m, 509 m/sec, 715908 t fired, .
Time elapsed: 2150 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 83/109 1/5 DLCround-PT-12a-CTLFireability-00 9805 m, 225 m/sec, 635826 t fired, .
41 CTL EXCL 51/99 1/5 DLCround-PT-12a-CTLFireability-12 32255 m, 700 m/sec, 788355 t fired, .
Time elapsed: 2155 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 88/109 1/5 DLCround-PT-12a-CTLFireability-00 10740 m, 187 m/sec, 699762 t fired, .
41 CTL EXCL 56/99 1/5 DLCround-PT-12a-CTLFireability-12 36545 m, 858 m/sec, 872667 t fired, .
Time elapsed: 2160 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 93/109 1/5 DLCround-PT-12a-CTLFireability-00 11696 m, 191 m/sec, 760225 t fired, .
41 CTL EXCL 61/99 1/5 DLCround-PT-12a-CTLFireability-12 40356 m, 762 m/sec, 950195 t fired, .
Time elapsed: 2165 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 98/109 1/5 DLCround-PT-12a-CTLFireability-00 12653 m, 191 m/sec, 822538 t fired, .
41 CTL EXCL 66/99 1/5 DLCround-PT-12a-CTLFireability-12 43930 m, 714 m/sec, 1031306 t fired, .
Time elapsed: 2170 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 103/109 1/5 DLCround-PT-12a-CTLFireability-00 13571 m, 183 m/sec, 881926 t fired, .
41 CTL EXCL 71/99 1/5 DLCround-PT-12a-CTLFireability-12 46834 m, 580 m/sec, 1107901 t fired, .
Time elapsed: 2175 secs. Pages in use: 64
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 108/109 1/5 DLCround-PT-12a-CTLFireability-00 14685 m, 222 m/sec, 953259 t fired, .
41 CTL EXCL 76/99 1/5 DLCround-PT-12a-CTLFireability-12 50960 m, 825 m/sec, 1197467 t fired, .
Time elapsed: 2180 secs. Pages in use: 65
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-12a-CTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 1 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 81/99 1/5 DLCround-PT-12a-CTLFireability-12 54424 m, 692 m/sec, 1296361 t fired, .
Time elapsed: 2185 secs. Pages in use: 65
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-12a-CTLFireability-00
lola: time limit : 1415 sec
lola: memory limit: 5 pages
lola: CANCELED task # 41 (type EXCL) for DLCround-PT-12a-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 0 0 2 1 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 0/1415 1/5 DLCround-PT-12a-CTLFireability-00 --
Time elapsed: 2461 secs. Pages in use: 66
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 36 DLCround-PT-12a-CTLFireability-12
lola: time limit : 1139 sec
lola: memory limit: 5 pages
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-12a-CTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 0 0 1 1 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 0/1139 1/5 DLCround-PT-12a-CTLFireability-12 3 m, -10884 m/sec, 3 t fired, .
Time elapsed: 2620 secs. Pages in use: 76
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-12a-CTLFireability-00
lola: time limit : 980 sec
lola: memory limit: 5 pages
lola: CANCELED task # 41 (type EXCL) for DLCround-PT-12a-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-12a-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12a-CTLFireability-12: DISJ 0 1 0 0 2 1 0 0
DLCround-PT-12a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 0/980 1/5 DLCround-PT-12a-CTLFireability-00 --
Time elapsed: 2916 secs. Pages in use: 78
# running tasks: 2 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 441 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-12a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is DLCround-PT-12a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r061-tall-162038393200418"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-12a.tgz
mv DLCround-PT-12a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;