About the Execution of LoLA for DLCround-PT-04b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3135.939 | 195742.00 | 194236.00 | 452.60 | FFFFTFF?TF??FF?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r061-tall-162038393000301.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is DLCround-PT-04b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r061-tall-162038393000301
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 936K
-rw-r--r-- 1 mcc users 15K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 134K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.9K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 78K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Mar 28 15:58 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Mar 28 15:58 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Mar 28 15:58 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 15:58 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.1K Mar 23 07:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 22K Mar 23 07:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Mar 22 15:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 13K Mar 22 15:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 4 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 547K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-04b-00
FORMULA_NAME DLCround-PT-04b-01
FORMULA_NAME DLCround-PT-04b-02
FORMULA_NAME DLCround-PT-04b-03
FORMULA_NAME DLCround-PT-04b-04
FORMULA_NAME DLCround-PT-04b-05
FORMULA_NAME DLCround-PT-04b-06
FORMULA_NAME DLCround-PT-04b-07
FORMULA_NAME DLCround-PT-04b-08
FORMULA_NAME DLCround-PT-04b-09
FORMULA_NAME DLCround-PT-04b-10
FORMULA_NAME DLCround-PT-04b-11
FORMULA_NAME DLCround-PT-04b-12
FORMULA_NAME DLCround-PT-04b-13
FORMULA_NAME DLCround-PT-04b-14
FORMULA_NAME DLCround-PT-04b-15
=== Now, execution of the tool begins
BK_START 1620444535033
starting LoLA
BK_INPUT DLCround-PT-04b
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
LTLFireability
FORMULA DLCround-PT-04b-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-04b-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-04b-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-04b-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-04b-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-04b-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-04b-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-04b-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-04b-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-04b-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-04b-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-04b-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620444730775
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:424
lola: rewrite Frontend/Parser/formula_rewrite.k:424
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 5 (type EXCL) for 0 DLCround-PT-04b-00
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: FINISHED task # 5 (type EXCL) for DLCround-PT-04b-00
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 22 (type EXCL) for 21 DLCround-PT-04b-03
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-03: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 4/199 2/32 DLCround-PT-04b-03 236972 m, 47394 m/sec, 686020 t fired, .
Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-03: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 9/199 5/32 DLCround-PT-04b-03 603925 m, 73390 m/sec, 1750567 t fired, .
Time elapsed: 10 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-03: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 14/199 7/32 DLCround-PT-04b-03 946537 m, 68522 m/sec, 2737609 t fired, .
Time elapsed: 15 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-03: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 19/199 10/32 DLCround-PT-04b-03 1308356 m, 72363 m/sec, 3785873 t fired, .
Time elapsed: 20 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-03: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 24/199 12/32 DLCround-PT-04b-03 1657486 m, 69826 m/sec, 4791956 t fired, .
Time elapsed: 25 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 22 (type EXCL) for DLCround-PT-04b-03
lola: result : false
lola: markings : 1856675
lola: fired transitions : 5364956
lola: time used : 27.000000
lola: memory pages used : 14
lola: LAUNCH task # 58 (type EXCL) for 57 DLCround-PT-04b-15
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for DLCround-PT-04b-15
lola: result : false
lola: markings : 48
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 DLCround-PT-04b-13
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for DLCround-PT-04b-13
lola: result : false
lola: markings : 48
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 DLCround-PT-04b-11
lola: time limit : 238 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 2/238 3/32 DLCround-PT-04b-11 257750 m, 51550 m/sec, 303781 t fired, .
Time elapsed: 30 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 7/238 8/32 DLCround-PT-04b-11 835323 m, 115514 m/sec, 972490 t fired, .
Time elapsed: 35 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 12/238 13/32 DLCround-PT-04b-11 1386629 m, 110261 m/sec, 1630596 t fired, .
Time elapsed: 40 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 17/238 19/32 DLCround-PT-04b-11 1929514 m, 108577 m/sec, 2250432 t fired, .
Time elapsed: 45 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 22/238 24/32 DLCround-PT-04b-11 2465139 m, 107125 m/sec, 2862658 t fired, .
Time elapsed: 50 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 LTL EXCL 27/238 29/32 DLCround-PT-04b-11 2988986 m, 104769 m/sec, 3465279 t fired, .
Time elapsed: 55 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for DLCround-PT-04b-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 DLCround-PT-04b-10
lola: time limit : 252 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 5/252 6/32 DLCround-PT-04b-10 614264 m, 122852 m/sec, 706884 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 10/252 11/32 DLCround-PT-04b-10 1215243 m, 120195 m/sec, 1384219 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 15/252 16/32 DLCround-PT-04b-10 1790529 m, 115057 m/sec, 2051668 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 20/252 20/32 DLCround-PT-04b-10 2349915 m, 111877 m/sec, 2704080 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 25/252 24/32 DLCround-PT-04b-10 2897033 m, 109423 m/sec, 3340741 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 LTL EXCL 30/252 29/32 DLCround-PT-04b-10 3426643 m, 105922 m/sec, 3975052 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for DLCround-PT-04b-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-08: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 DLCround-PT-04b-09
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DLCround-PT-04b-09
lola: result : false
lola: markings : 93
lola: fired transitions : 94
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 DLCround-PT-04b-08
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for DLCround-PT-04b-08
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-04b-07
lola: time limit : 318 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 5/318 6/32 DLCround-PT-04b-07 613117 m, 122623 m/sec, 686494 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 10/318 11/32 DLCround-PT-04b-07 1188561 m, 115088 m/sec, 1333173 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 15/318 16/32 DLCround-PT-04b-07 1761177 m, 114523 m/sec, 1978559 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 20/318 21/32 DLCround-PT-04b-07 2312872 m, 110339 m/sec, 2618243 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 25/318 26/32 DLCround-PT-04b-07 2886922 m, 114810 m/sec, 3256897 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 LTL EXCL 30/318 31/32 DLCround-PT-04b-07 3445959 m, 111807 m/sec, 3881097 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for DLCround-PT-04b-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-00: CONJ 0 1 0 0 3 0 0 0
DLCround-PT-04b-01: CONJ 0 3 0 0 3 0 0 0
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-04: LTL/CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-12: F 0 1 0 0 1 0 0 0
DLCround-PT-04b-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 DLCround-PT-04b-06
lola: time limit : 347 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for DLCround-PT-04b-06
lola: result : false
lola: markings : 48
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 DLCround-PT-04b-04
lola: time limit : 385 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DLCround-PT-04b-04
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 7 DLCround-PT-04b-01
lola: time limit : 433 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for DLCround-PT-04b-01
lola: result : false
lola: markings : 48
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 3 (type EXCL) for 0 DLCround-PT-04b-00
lola: time limit : 694 sec
lola: memory limit: 32 pages
lola: FINISHED task # 3 (type EXCL) for DLCround-PT-04b-00
lola: result : false
lola: markings : 48
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 48 DLCround-PT-04b-12
lola: time limit : 867 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for DLCround-PT-04b-12
lola: result : true
lola: markings : 62
lola: fired transitions : 62
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 DLCround-PT-04b-14
lola: time limit : 1156 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 5/1156 3/32 DLCround-PT-04b-14 372605 m, 74521 m/sec, 974233 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 10/1156 6/32 DLCround-PT-04b-14 760944 m, 77667 m/sec, 1998684 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 15/1156 8/32 DLCround-PT-04b-14 1150688 m, 77948 m/sec, 3030878 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 20/1156 11/32 DLCround-PT-04b-14 1527982 m, 75458 m/sec, 4028652 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 25/1156 14/32 DLCround-PT-04b-14 1894688 m, 73341 m/sec, 4983974 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 30/1156 16/32 DLCround-PT-04b-14 2270324 m, 75127 m/sec, 5977771 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 35/1156 19/32 DLCround-PT-04b-14 2638598 m, 73654 m/sec, 6946458 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 40/1156 21/32 DLCround-PT-04b-14 3004130 m, 73106 m/sec, 7897253 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 45/1156 24/32 DLCround-PT-04b-14 3379960 m, 75166 m/sec, 8891936 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 50/1156 26/32 DLCround-PT-04b-14 3733423 m, 70692 m/sec, 9825467 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 55/1156 29/32 DLCround-PT-04b-14 4099941 m, 73303 m/sec, 10801145 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 60/1156 31/32 DLCround-PT-04b-14 4485904 m, 77192 m/sec, 11821018 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 55 (type EXCL) for DLCround-PT-04b-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-07: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-10: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-11: LTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 DLCround-PT-04b-02
lola: time limit : 1702 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for DLCround-PT-04b-02
lola: result : false
lola: markings : 61
lola: fired transitions : 61
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 DLCround-PT-04b-05
lola: time limit : 3405 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for DLCround-PT-04b-05
lola: result : false
lola: markings : 62
lola: fired transitions : 62
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-00: CONJ false LTL model checker
DLCround-PT-04b-01: CONJ false LTL model checker
DLCround-PT-04b-02: LTL false LTL model checker
DLCround-PT-04b-03: LTL false LTL model checker
DLCround-PT-04b-04: LTL/CTL true LTL model checker
DLCround-PT-04b-05: LTL false LTL model checker
DLCround-PT-04b-06: LTL false LTL model checker
DLCround-PT-04b-07: LTL unknown AGGR
DLCround-PT-04b-08: LTL true LTL model checker
DLCround-PT-04b-09: LTL false LTL model checker
DLCround-PT-04b-10: LTL unknown AGGR
DLCround-PT-04b-11: LTL unknown AGGR
DLCround-PT-04b-12: F false state space / EG
DLCround-PT-04b-13: LTL false LTL model checker
DLCround-PT-04b-14: LTL unknown AGGR
DLCround-PT-04b-15: LTL false LTL model checker
Time elapsed: 195 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-04b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is DLCround-PT-04b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r061-tall-162038393000301"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-04b.tgz
mv DLCround-PT-04b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;