Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r061-tall-162038392900229.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is DLCflexbar-PT-6a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r061-tall-162038392900229
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.6M
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.9K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 81K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 15:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Mar 28 15:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 28 15:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 15:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Mar 23 04:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K Mar 23 04:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Mar 22 14:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 22 14:04 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 4.2M May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-6a-00
FORMULA_NAME DLCflexbar-PT-6a-01
FORMULA_NAME DLCflexbar-PT-6a-02
FORMULA_NAME DLCflexbar-PT-6a-03
FORMULA_NAME DLCflexbar-PT-6a-04
FORMULA_NAME DLCflexbar-PT-6a-05
FORMULA_NAME DLCflexbar-PT-6a-06
FORMULA_NAME DLCflexbar-PT-6a-07
FORMULA_NAME DLCflexbar-PT-6a-08
FORMULA_NAME DLCflexbar-PT-6a-09
FORMULA_NAME DLCflexbar-PT-6a-10
FORMULA_NAME DLCflexbar-PT-6a-11
FORMULA_NAME DLCflexbar-PT-6a-12
FORMULA_NAME DLCflexbar-PT-6a-13
FORMULA_NAME DLCflexbar-PT-6a-14
FORMULA_NAME DLCflexbar-PT-6a-15

=== Now, execution of the tool begins

BK_START 1620439515044

starting LoLA
BK_INPUT DLCflexbar-PT-6a
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
LTLFireability

FORMULA DLCflexbar-PT-6a-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-6a-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620439544542

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:490
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 46 (type CNST) for 43 DLCflexbar-PT-6a-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 46 (type CNST) for DLCflexbar-PT-6a-13
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 60 (type SKEL/SRCH) for 24 DLCflexbar-PT-6a-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SKEL/SRCH) for DLCflexbar-PT-6a-08
lola: result : false
lola: markings : 821
lola: fired transitions : 2152
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 63 (type SKEL/FNDP) for 43 DLCflexbar-PT-6a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SKEL/EQUN) for 43 DLCflexbar-PT-6a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/SRCH) for 43 DLCflexbar-PT-6a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 66 (type SKEL/SRCH) for 43 DLCflexbar-PT-6a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 65 (type SKEL/SRCH) for DLCflexbar-PT-6a-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 63 (type FNDP) for DLCflexbar-PT-6a-13 (obsolete)
lola: CANCELED task # 64 (type EQUN) for DLCflexbar-PT-6a-13 (obsolete)
lola: CANCELED task # 66 (type SRCH) for DLCflexbar-PT-6a-13 (obsolete)
lola: FINISHED task # 63 (type SKEL/FNDP) for DLCflexbar-PT-6a-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/LTLFireability-64.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 64 (type SKEL/EQUN) for DLCflexbar-PT-6a-13
lola: result : true
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6a-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-06: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6a-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-13: CONJ 0 0 0 0 3 0 0 1
DLCflexbar-PT-6a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-15: CONJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 13 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 70 (type EXCL) for 43 DLCflexbar-PT-6a-13
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 68 (type FNDP) for 43 DLCflexbar-PT-6a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type EQUN) for 43 DLCflexbar-PT-6a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 71 (type SRCH) for 43 DLCflexbar-PT-6a-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 70 (type EXCL) for DLCflexbar-PT-6a-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 68 (type FNDP) for DLCflexbar-PT-6a-13 (obsolete)
lola: CANCELED task # 69 (type EQUN) for DLCflexbar-PT-6a-13 (obsolete)
lola: CANCELED task # 71 (type SRCH) for DLCflexbar-PT-6a-13 (obsolete)
sara: try reading problem file /home/mcc/execution/LTLFireability-69.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 69 (type EQUN) for DLCflexbar-PT-6a-13
lola: result : true
lola: FINISHED task # 68 (type FNDP) for DLCflexbar-PT-6a-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 75 (type EXCL) for 18 DLCflexbar-PT-6a-06
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 73 (type FNDP) for 18 DLCflexbar-PT-6a-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type EQUN) for 18 DLCflexbar-PT-6a-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 76 (type SRCH) for 18 DLCflexbar-PT-6a-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-6a-13: CONJ false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6a-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-06: AG 0 0 4 0 1 0 0 0
DLCflexbar-PT-6a-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-08: CONJ 0 4 0 0 2 0 0 0
DLCflexbar-PT-6a-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-15: CONJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
73 EF FNDP 1/1791 0/5 DLCflexbar-PT-6a-06 --
74 EF STEQ 1/1791 0/5 DLCflexbar-PT-6a-06 sara not yet started (preprocessing).
75 EF EXCL 1/210 1/32 DLCflexbar-PT-6a-06 .
76 EF SRCH 1/1791 1/5 DLCflexbar-PT-6a-06 --

Time elapsed: 19 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 75 (type EXCL) for DLCflexbar-PT-6a-06
lola: result : true
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 73 (type FNDP) for DLCflexbar-PT-6a-06 (obsolete)
lola: CANCELED task # 74 (type EQUN) for DLCflexbar-PT-6a-06 (obsolete)
lola: CANCELED task # 76 (type SRCH) for DLCflexbar-PT-6a-06 (obsolete)
lola: LAUNCH task # 80 (type EXCL) for 24 DLCflexbar-PT-6a-08
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type FNDP) for 24 DLCflexbar-PT-6a-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type EQUN) for 24 DLCflexbar-PT-6a-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SRCH) for 24 DLCflexbar-PT-6a-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type SRCH) for DLCflexbar-PT-6a-06
lola: result : unknown
lola: time used : 1.000000
lola: memory pages used : 1
lola: FINISHED task # 73 (type FNDP) for DLCflexbar-PT-6a-06
lola: result : true
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/LTLFireability-74.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:721

lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 74 (type EQUN) for DLCflexbar-PT-6a-06
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 78 (type FNDP) for DLCflexbar-PT-6a-08
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 79 (type EQUN) for DLCflexbar-PT-6a-08 (obsolete)
lola: CANCELED task # 80 (type EXCL) for DLCflexbar-PT-6a-08 (obsolete)
lola: CANCELED task # 81 (type SRCH) for DLCflexbar-PT-6a-08 (obsolete)
lola: LAUNCH task # 85 (type EXCL) for 53 DLCflexbar-PT-6a-15
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 83 (type FNDP) for 53 DLCflexbar-PT-6a-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type EQUN) for 53 DLCflexbar-PT-6a-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 86 (type SRCH) for 53 DLCflexbar-PT-6a-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 85 (type EXCL) for DLCflexbar-PT-6a-15
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 83 (type FNDP) for DLCflexbar-PT-6a-15 (obsolete)
lola: CANCELED task # 84 (type EQUN) for DLCflexbar-PT-6a-15 (obsolete)
lola: CANCELED task # 86 (type SRCH) for DLCflexbar-PT-6a-15 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/LTLFireability-79.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 79 (type EQUN) for DLCflexbar-PT-6a-08
lola: result : true
sara: try reading problem file /home/mcc/execution/LTLFireability-84.sara.
lola: FINISHED task # 81 (type SRCH) for DLCflexbar-PT-6a-08
lola: result : unknown
lola: time used : 1.000000
lola: memory pages used : 1
lola: FINISHED task # 83 (type FNDP) for DLCflexbar-PT-6a-15
lola: result : true
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 80 (type EXCL) for DLCflexbar-PT-6a-08
lola: result : true
lola: time used : 1.000000
lola: memory pages used : 1

lola: FINISHED task # 84 (type EQUN) for DLCflexbar-PT-6a-15
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-6a-06: AG false state space
DLCflexbar-PT-6a-08: CONJ false findpath
DLCflexbar-PT-6a-13: CONJ false state space
DLCflexbar-PT-6a-15: CONJ false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6a-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 24 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 DLCflexbar-PT-6a-11
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for DLCflexbar-PT-6a-11
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 DLCflexbar-PT-6a-05
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DLCflexbar-PT-6a-05
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 DLCflexbar-PT-6a-09
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for DLCflexbar-PT-6a-09
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 DLCflexbar-PT-6a-10
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for DLCflexbar-PT-6a-10
lola: result : false
lola: markings : 3
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DLCflexbar-PT-6a-04
lola: time limit : 446 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DLCflexbar-PT-6a-04
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-6a-04: LTL true LTL model checker
DLCflexbar-PT-6a-05: LTL false LTL model checker
DLCflexbar-PT-6a-06: AG false state space
DLCflexbar-PT-6a-08: CONJ false findpath
DLCflexbar-PT-6a-09: LTL false LTL model checker
DLCflexbar-PT-6a-10: LTL false LTL model checker
DLCflexbar-PT-6a-11: LTL false LTL model checker
DLCflexbar-PT-6a-13: CONJ false state space
DLCflexbar-PT-6a-15: CONJ false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6a-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-07: LTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-6a-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6a-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 29 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 DLCflexbar-PT-6a-07
lola: time limit : 510 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for DLCflexbar-PT-6a-07
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DLCflexbar-PT-6a-02
lola: time limit : 595 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DLCflexbar-PT-6a-02
lola: result : false
lola: markings : 5
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-6a-00
lola: time limit : 714 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DLCflexbar-PT-6a-00
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCflexbar-PT-6a-01
lola: time limit : 892 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCflexbar-PT-6a-01
lola: result : false
lola: markings : 18
lola: fired transitions : 107
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 DLCflexbar-PT-6a-12
lola: time limit : 1190 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for DLCflexbar-PT-6a-12
lola: result : false
lola: markings : 5
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 DLCflexbar-PT-6a-03
lola: time limit : 1785 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCflexbar-PT-6a-03
lola: result : false
lola: markings : 31
lola: fired transitions : 698
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 DLCflexbar-PT-6a-14
lola: time limit : 3571 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for DLCflexbar-PT-6a-14
lola: result : true
lola: markings : 541
lola: fired transitions : 4854
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-6a-00: LTL false LTL model checker
DLCflexbar-PT-6a-01: LTL false LTL model checker
DLCflexbar-PT-6a-02: LTL false LTL model checker
DLCflexbar-PT-6a-03: LTL false LTL model checker
DLCflexbar-PT-6a-04: LTL true LTL model checker
DLCflexbar-PT-6a-05: LTL false LTL model checker
DLCflexbar-PT-6a-06: AG false state space
DLCflexbar-PT-6a-07: LTL false LTL model checker
DLCflexbar-PT-6a-08: CONJ false findpath
DLCflexbar-PT-6a-09: LTL false LTL model checker
DLCflexbar-PT-6a-10: LTL false LTL model checker
DLCflexbar-PT-6a-11: LTL false LTL model checker
DLCflexbar-PT-6a-12: LTL false LTL model checker
DLCflexbar-PT-6a-13: CONJ false state space
DLCflexbar-PT-6a-14: LTL true LTL model checker
DLCflexbar-PT-6a-15: CONJ false state space


Time elapsed: 29 secs. Pages in use: 3

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-6a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-6a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r061-tall-162038392900229"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-6a.tgz
mv DLCflexbar-PT-6a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;