fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r061-tall-162038392900221
Last Updated
Jun 28, 2021

About the Execution of LoLA for DLCflexbar-PT-5b

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16235.888 344629.00 1001378.00 370.10 ?????????F????FF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r061-tall-162038392900221.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is DLCflexbar-PT-5b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r061-tall-162038392900221
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.8M
-rw-r--r-- 1 mcc users 16K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 135K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.2K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 75K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Mar 28 15:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 28 15:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 15:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 28 15:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Mar 23 03:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K Mar 23 03:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Mar 22 13:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 22 13:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 6.5M May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-5b-00
FORMULA_NAME DLCflexbar-PT-5b-01
FORMULA_NAME DLCflexbar-PT-5b-02
FORMULA_NAME DLCflexbar-PT-5b-03
FORMULA_NAME DLCflexbar-PT-5b-04
FORMULA_NAME DLCflexbar-PT-5b-05
FORMULA_NAME DLCflexbar-PT-5b-06
FORMULA_NAME DLCflexbar-PT-5b-07
FORMULA_NAME DLCflexbar-PT-5b-08
FORMULA_NAME DLCflexbar-PT-5b-09
FORMULA_NAME DLCflexbar-PT-5b-10
FORMULA_NAME DLCflexbar-PT-5b-11
FORMULA_NAME DLCflexbar-PT-5b-12
FORMULA_NAME DLCflexbar-PT-5b-13
FORMULA_NAME DLCflexbar-PT-5b-14
FORMULA_NAME DLCflexbar-PT-5b-15

=== Now, execution of the tool begins

BK_START 1620439047057

starting LoLA
BK_INPUT DLCflexbar-PT-5b
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
LTLFireability

FORMULA DLCflexbar-PT-5b-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5b-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-5b-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620439391686

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:499
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:373
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 39 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 44 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 49 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 54 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 59 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 64 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 69 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 74 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 79 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 84 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 89 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 94 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 99 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 124 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 129 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 134 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 139 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 144 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 149 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 154 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 27.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 159 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 164 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 169 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 16.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 174 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 179 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-09: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 184 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
lola: LAUNCH task # 50 (type EXCL) for 49 DLCflexbar-PT-5b-15
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 50 (type EXCL) for DLCflexbar-PT-5b-15
lola: result : false
lola: markings : 912
lola: fired transitions : 912
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 31 DLCflexbar-PT-5b-09
lola: time limit : 213 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for DLCflexbar-PT-5b-09
lola: result : true
lola: markings : 911
lola: fired transitions : 911
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 DLCflexbar-PT-5b-14
lola: time limit : 227 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DLCflexbar-PT-5b-14
lola: result : false
lola: markings : 913
lola: fired transitions : 914
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DLCflexbar-PT-5b-07
lola: time limit : 243 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 3/243 1/32 DLCflexbar-PT-5b-07 4255 m, 851 m/sec, 11049 t fired, .

Time elapsed: 189 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 8/243 1/32 DLCflexbar-PT-5b-07 8536 m, 856 m/sec, 24909 t fired, .

Time elapsed: 194 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 13/243 1/32 DLCflexbar-PT-5b-07 12482 m, 789 m/sec, 38198 t fired, .

Time elapsed: 199 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 18/243 1/32 DLCflexbar-PT-5b-07 15837 m, 671 m/sec, 50333 t fired, .

Time elapsed: 204 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 23/243 1/32 DLCflexbar-PT-5b-07 16312 m, 95 m/sec, 51297 t fired, .

Time elapsed: 209 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 28/243 1/32 DLCflexbar-PT-5b-07 16863 m, 110 m/sec, 52470 t fired, .

Time elapsed: 214 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 33/243 1/32 DLCflexbar-PT-5b-07 17487 m, 124 m/sec, 53815 t fired, .

Time elapsed: 219 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 38/243 1/32 DLCflexbar-PT-5b-07 18184 m, 139 m/sec, 55358 t fired, .

Time elapsed: 224 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 43/243 1/32 DLCflexbar-PT-5b-07 18872 m, 137 m/sec, 56849 t fired, .

Time elapsed: 229 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 48/243 1/32 DLCflexbar-PT-5b-07 19646 m, 154 m/sec, 58544 t fired, .

Time elapsed: 234 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 53/243 1/32 DLCflexbar-PT-5b-07 20453 m, 161 m/sec, 60317 t fired, .

Time elapsed: 239 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 58/243 1/32 DLCflexbar-PT-5b-07 21261 m, 161 m/sec, 62098 t fired, .

Time elapsed: 244 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 63/243 1/32 DLCflexbar-PT-5b-07 22038 m, 155 m/sec, 63801 t fired, .

Time elapsed: 249 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 68/243 1/32 DLCflexbar-PT-5b-07 22751 m, 142 m/sec, 65355 t fired, .

Time elapsed: 254 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 73/243 1/32 DLCflexbar-PT-5b-07 23529 m, 155 m/sec, 67055 t fired, .

Time elapsed: 259 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 78/243 1/32 DLCflexbar-PT-5b-07 24337 m, 161 m/sec, 68841 t fired, .

Time elapsed: 264 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 83/243 1/32 DLCflexbar-PT-5b-07 25176 m, 167 m/sec, 70708 t fired, .

Time elapsed: 269 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 88/243 1/32 DLCflexbar-PT-5b-07 25969 m, 158 m/sec, 72428 t fired, .

Time elapsed: 274 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 93/243 1/32 DLCflexbar-PT-5b-07 26718 m, 149 m/sec, 74060 t fired, .

Time elapsed: 279 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 98/243 1/32 DLCflexbar-PT-5b-07 27437 m, 143 m/sec, 75635 t fired, .

Time elapsed: 284 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 103/243 1/32 DLCflexbar-PT-5b-07 28273 m, 167 m/sec, 77466 t fired, .

Time elapsed: 289 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 108/243 1/32 DLCflexbar-PT-5b-07 29094 m, 164 m/sec, 79260 t fired, .

Time elapsed: 294 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 113/243 1/32 DLCflexbar-PT-5b-07 29966 m, 174 m/sec, 81178 t fired, .

Time elapsed: 299 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 118/243 1/32 DLCflexbar-PT-5b-07 31027 m, 212 m/sec, 83507 t fired, .

Time elapsed: 304 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 123/243 1/32 DLCflexbar-PT-5b-07 32019 m, 198 m/sec, 85679 t fired, .

Time elapsed: 309 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 128/243 1/32 DLCflexbar-PT-5b-07 33109 m, 218 m/sec, 88068 t fired, .

Time elapsed: 314 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 133/243 1/32 DLCflexbar-PT-5b-07 33967 m, 171 m/sec, 89945 t fired, .

Time elapsed: 319 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 138/243 1/32 DLCflexbar-PT-5b-07 34836 m, 173 m/sec, 91861 t fired, .

Time elapsed: 324 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 143/243 1/32 DLCflexbar-PT-5b-07 35708 m, 174 m/sec, 93775 t fired, .

Time elapsed: 329 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 148/243 1/32 DLCflexbar-PT-5b-07 36579 m, 174 m/sec, 95690 t fired, .

Time elapsed: 334 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-5b-09: F false state space / EG
DLCflexbar-PT-5b-14: LTL false LTL model checker
DLCflexbar-PT-5b-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-5b-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-03: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-07: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-5b-08: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-5b-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-11: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-5b-12: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-5b-13: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 153/243 1/32 DLCflexbar-PT-5b-07 38284 m, 341 m/sec, 99424 t fired, .

Time elapsed: 339 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 410 Killed lola --conf=$BIN_DIR/configfiles/ltlfireabilityconf --formula=$DIR/LTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-5b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-5b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r061-tall-162038392900221"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-5b.tgz
mv DLCflexbar-PT-5b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;