About the Execution of LoLA for DLCflexbar-PT-2b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12173.735 | 3600000.00 | 7315519.00 | 6277.80 | ???????????TF?T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r061-tall-162038392800170.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is DLCflexbar-PT-2b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r061-tall-162038392800170
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.8M
-rw-r--r-- 1 mcc users 12K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 109K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.3K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 81K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Mar 28 15:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Mar 28 15:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 15:56 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 15:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Mar 23 03:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K Mar 23 03:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 22 13:03 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 13K Mar 22 13:03 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 3 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 1.5M May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-00
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-01
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-02
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-03
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-04
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-05
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-06
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-07
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-08
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-09
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-10
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-11
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-12
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-13
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-14
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620742377389
starting LoLA
BK_INPUT DLCflexbar-PT-2b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCflexbar-PT-2b-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 480 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 485 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 490 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 495 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 500 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 505 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 510 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 55 (type EXCL) for 54 DLCflexbar-PT-2b-CTLFireability-14
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-14
lola: result : true
lola: markings : 148
lola: fired transitions : 148
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 134 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 4/134 1/32 DLCflexbar-PT-2b-CTLFireability-07 1555 m, 311 m/sec, 2406 t fired, .
Time elapsed: 515 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 9/140 1/32 DLCflexbar-PT-2b-CTLFireability-07 5166 m, 722 m/sec, 8268 t fired, .
Time elapsed: 520 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 14/147 1/32 DLCflexbar-PT-2b-CTLFireability-07 10059 m, 978 m/sec, 16256 t fired, .
Time elapsed: 525 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 19/154 1/32 DLCflexbar-PT-2b-CTLFireability-07 15555 m, 1099 m/sec, 25470 t fired, .
Time elapsed: 530 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 24/162 1/32 DLCflexbar-PT-2b-CTLFireability-07 19482 m, 785 m/sec, 31908 t fired, .
Time elapsed: 535 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 7.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 29/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 24217 m, 947 m/sec, 39630 t fired, .
Time elapsed: 540 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 34/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 28543 m, 865 m/sec, 46676 t fired, .
Time elapsed: 545 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 39/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 33111 m, 913 m/sec, 54116 t fired, .
Time elapsed: 550 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 44/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 38367 m, 1051 m/sec, 62717 t fired, .
Time elapsed: 555 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 49/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 43479 m, 1022 m/sec, 71085 t fired, .
Time elapsed: 560 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 54/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 49208 m, 1145 m/sec, 80554 t fired, .
Time elapsed: 565 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 59/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 54479 m, 1054 m/sec, 89188 t fired, .
Time elapsed: 570 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 64/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 59037 m, 911 m/sec, 96641 t fired, .
Time elapsed: 575 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 69/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 63772 m, 947 m/sec, 104315 t fired, .
Time elapsed: 580 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 74/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 68199 m, 885 m/sec, 111515 t fired, .
Time elapsed: 585 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 79/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 71926 m, 745 m/sec, 117528 t fired, .
Time elapsed: 590 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 84/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 75220 m, 658 m/sec, 122864 t fired, .
Time elapsed: 595 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 89/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 79187 m, 793 m/sec, 129354 t fired, .
Time elapsed: 600 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 94/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 82851 m, 732 m/sec, 135349 t fired, .
Time elapsed: 605 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 99/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 85816 m, 593 m/sec, 140192 t fired, .
Time elapsed: 610 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 104/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 88554 m, 547 m/sec, 144712 t fired, .
Time elapsed: 615 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 109/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 91269 m, 543 m/sec, 149112 t fired, .
Time elapsed: 620 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 114/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 93720 m, 490 m/sec, 153082 t fired, .
Time elapsed: 625 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 119/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 96288 m, 513 m/sec, 157244 t fired, .
Time elapsed: 630 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 124/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 99265 m, 595 m/sec, 162097 t fired, .
Time elapsed: 635 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 129/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 102028 m, 552 m/sec, 166690 t fired, .
Time elapsed: 640 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 134/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 105046 m, 603 m/sec, 171631 t fired, .
Time elapsed: 645 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 139/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 108293 m, 649 m/sec, 176914 t fired, .
Time elapsed: 650 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 144/171 1/32 DLCflexbar-PT-2b-CTLFireability-07 111182 m, 577 m/sec, 181674 t fired, .
Time elapsed: 655 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 149/171 2/32 DLCflexbar-PT-2b-CTLFireability-07 114774 m, 718 m/sec, 187508 t fired, .
Time elapsed: 660 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 154/171 2/32 DLCflexbar-PT-2b-CTLFireability-07 117791 m, 603 m/sec, 192355 t fired, .
Time elapsed: 665 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 159/171 2/32 DLCflexbar-PT-2b-CTLFireability-07 120911 m, 624 m/sec, 197414 t fired, .
Time elapsed: 670 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 164/171 2/32 DLCflexbar-PT-2b-CTLFireability-07 123675 m, 552 m/sec, 201892 t fired, .
Time elapsed: 675 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 169/171 2/32 DLCflexbar-PT-2b-CTLFireability-07 126502 m, 565 m/sec, 206502 t fired, .
Time elapsed: 680 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 685 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 15 (type EXCL) for 6 DLCflexbar-PT-2b-CTLFireability-02
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 2915 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 15 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-02
lola: result : false
lola: time used : 20.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 2 0 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 0/2915 1/5 DLCflexbar-PT-2b-CTLFireability-07 195 m, -25261 m/sec, 205 t fired, .
Time elapsed: 705 secs. Pages in use: 4
# running tasks: 2 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 5/170 1/5 DLCflexbar-PT-2b-CTLFireability-07 8027 m, 1566 m/sec, 12914 t fired, .
Time elapsed: 710 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 10/170 1/5 DLCflexbar-PT-2b-CTLFireability-07 16685 m, 1731 m/sec, 27335 t fired, .
Time elapsed: 715 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 15/170 1/5 DLCflexbar-PT-2b-CTLFireability-07 26083 m, 1879 m/sec, 42691 t fired, .
Time elapsed: 720 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 20/170 1/5 DLCflexbar-PT-2b-CTLFireability-07 37033 m, 2190 m/sec, 60597 t fired, .
Time elapsed: 725 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 25/170 1/5 DLCflexbar-PT-2b-CTLFireability-07 47564 m, 2106 m/sec, 77890 t fired, .
Time elapsed: 730 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 30/170 1/5 DLCflexbar-PT-2b-CTLFireability-07 59155 m, 2318 m/sec, 96841 t fired, .
Time elapsed: 735 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 35/170 1/5 DLCflexbar-PT-2b-CTLFireability-07 70536 m, 2276 m/sec, 115319 t fired, .
Time elapsed: 740 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 40/170 1/5 DLCflexbar-PT-2b-CTLFireability-07 80408 m, 1974 m/sec, 131328 t fired, .
Time elapsed: 745 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 45/170 1/5 DLCflexbar-PT-2b-CTLFireability-07 91914 m, 2301 m/sec, 150168 t fired, .
Time elapsed: 750 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 50/170 1/5 DLCflexbar-PT-2b-CTLFireability-07 102345 m, 2086 m/sec, 167215 t fired, .
Time elapsed: 755 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 55/170 1/5 DLCflexbar-PT-2b-CTLFireability-07 113155 m, 2162 m/sec, 184890 t fired, .
Time elapsed: 760 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 60/170 2/5 DLCflexbar-PT-2b-CTLFireability-07 123719 m, 2112 m/sec, 201962 t fired, .
Time elapsed: 765 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 65/170 2/5 DLCflexbar-PT-2b-CTLFireability-07 136644 m, 2585 m/sec, 223020 t fired, .
Time elapsed: 770 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 70/170 2/5 DLCflexbar-PT-2b-CTLFireability-07 146685 m, 2008 m/sec, 239376 t fired, .
Time elapsed: 775 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 75/170 2/5 DLCflexbar-PT-2b-CTLFireability-07 157826 m, 2228 m/sec, 257426 t fired, .
Time elapsed: 780 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 80/170 2/5 DLCflexbar-PT-2b-CTLFireability-07 168544 m, 2143 m/sec, 274903 t fired, .
Time elapsed: 785 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 85/170 2/5 DLCflexbar-PT-2b-CTLFireability-07 179267 m, 2144 m/sec, 292384 t fired, .
Time elapsed: 790 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 90/170 2/5 DLCflexbar-PT-2b-CTLFireability-07 191013 m, 2349 m/sec, 311547 t fired, .
Time elapsed: 795 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 95/170 2/5 DLCflexbar-PT-2b-CTLFireability-07 202190 m, 2235 m/sec, 329837 t fired, .
Time elapsed: 800 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 100/170 2/5 DLCflexbar-PT-2b-CTLFireability-07 214272 m, 2416 m/sec, 349614 t fired, .
Time elapsed: 805 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 105/170 2/5 DLCflexbar-PT-2b-CTLFireability-07 224012 m, 1948 m/sec, 365527 t fired, .
Time elapsed: 810 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 110/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 233518 m, 1901 m/sec, 381091 t fired, .
Time elapsed: 815 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 115/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 243690 m, 2034 m/sec, 397824 t fired, .
Time elapsed: 820 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 120/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 253939 m, 2049 m/sec, 414447 t fired, .
Time elapsed: 825 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 125/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 266821 m, 2576 m/sec, 435500 t fired, .
Time elapsed: 830 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 130/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 278350 m, 2305 m/sec, 454307 t fired, .
Time elapsed: 835 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 135/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 289643 m, 2258 m/sec, 472631 t fired, .
Time elapsed: 840 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 140/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 301899 m, 2451 m/sec, 492651 t fired, .
Time elapsed: 845 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 145/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 315075 m, 2635 m/sec, 514199 t fired, .
Time elapsed: 850 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 150/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 326884 m, 2361 m/sec, 533457 t fired, .
Time elapsed: 855 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 155/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 337604 m, 2144 m/sec, 551028 t fired, .
Time elapsed: 860 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 160/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 349080 m, 2295 m/sec, 569739 t fired, .
Time elapsed: 865 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 165/170 4/5 DLCflexbar-PT-2b-CTLFireability-07 359199 m, 2023 m/sec, 586314 t fired, .
Time elapsed: 870 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 170/170 4/5 DLCflexbar-PT-2b-CTLFireability-07 368985 m, 1957 m/sec, 602428 t fired, .
Time elapsed: 875 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 880 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 DLCflexbar-PT-2b-CTLFireability-15
lola: time limit : 170 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 2720 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 5/170 2/32 DLCflexbar-PT-2b-CTLFireability-15 46942 m, 9388 m/sec, 49793 t fired, .
60 LTL EXCL 5/2720 1/5 DLCflexbar-PT-2b-CTLFireability-07 8896 m, -72017 m/sec, 14377 t fired, .
Time elapsed: 885 secs. Pages in use: 10
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 10/170 3/32 DLCflexbar-PT-2b-CTLFireability-15 91095 m, 8830 m/sec, 96668 t fired, .
60 LTL EXCL 10/160 1/5 DLCflexbar-PT-2b-CTLFireability-07 17858 m, 1792 m/sec, 29283 t fired, .
Time elapsed: 890 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 15/170 5/32 DLCflexbar-PT-2b-CTLFireability-15 139528 m, 9686 m/sec, 147907 t fired, .
60 LTL EXCL 15/160 1/5 DLCflexbar-PT-2b-CTLFireability-07 26169 m, 1662 m/sec, 42837 t fired, .
Time elapsed: 895 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 20/170 7/32 DLCflexbar-PT-2b-CTLFireability-15 185348 m, 9164 m/sec, 196702 t fired, .
60 LTL EXCL 20/160 1/5 DLCflexbar-PT-2b-CTLFireability-07 34849 m, 1736 m/sec, 57002 t fired, .
Time elapsed: 900 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 25/170 8/32 DLCflexbar-PT-2b-CTLFireability-15 229077 m, 8745 m/sec, 242879 t fired, .
60 LTL EXCL 25/160 1/5 DLCflexbar-PT-2b-CTLFireability-07 43391 m, 1708 m/sec, 70950 t fired, .
Time elapsed: 905 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 30/170 10/32 DLCflexbar-PT-2b-CTLFireability-15 281069 m, 10398 m/sec, 297811 t fired, .
60 LTL EXCL 30/160 1/5 DLCflexbar-PT-2b-CTLFireability-07 55262 m, 2374 m/sec, 90457 t fired, .
Time elapsed: 910 secs. Pages in use: 18
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 35/170 11/32 DLCflexbar-PT-2b-CTLFireability-15 329862 m, 9758 m/sec, 349552 t fired, .
60 LTL EXCL 35/160 1/5 DLCflexbar-PT-2b-CTLFireability-07 65332 m, 2014 m/sec, 106858 t fired, .
Time elapsed: 915 secs. Pages in use: 19
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 40/170 13/32 DLCflexbar-PT-2b-CTLFireability-15 376011 m, 9229 m/sec, 398330 t fired, .
60 LTL EXCL 40/160 1/5 DLCflexbar-PT-2b-CTLFireability-07 74581 m, 1849 m/sec, 121840 t fired, .
Time elapsed: 920 secs. Pages in use: 21
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 45/170 14/32 DLCflexbar-PT-2b-CTLFireability-15 422930 m, 9383 m/sec, 447922 t fired, .
60 LTL EXCL 45/160 1/5 DLCflexbar-PT-2b-CTLFireability-07 83045 m, 1692 m/sec, 135668 t fired, .
Time elapsed: 925 secs. Pages in use: 22
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 50/170 16/32 DLCflexbar-PT-2b-CTLFireability-15 465667 m, 8547 m/sec, 493188 t fired, .
60 LTL EXCL 50/160 1/5 DLCflexbar-PT-2b-CTLFireability-07 91575 m, 1706 m/sec, 149622 t fired, .
Time elapsed: 930 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 55/170 17/32 DLCflexbar-PT-2b-CTLFireability-15 511941 m, 9254 m/sec, 542374 t fired, .
60 LTL EXCL 55/160 1/5 DLCflexbar-PT-2b-CTLFireability-07 100309 m, 1746 m/sec, 163767 t fired, .
Time elapsed: 935 secs. Pages in use: 25
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 60/170 19/32 DLCflexbar-PT-2b-CTLFireability-15 556915 m, 8994 m/sec, 590062 t fired, .
60 LTL EXCL 60/160 1/5 DLCflexbar-PT-2b-CTLFireability-07 109444 m, 1827 m/sec, 178786 t fired, .
Time elapsed: 940 secs. Pages in use: 28
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 65/170 20/32 DLCflexbar-PT-2b-CTLFireability-15 604928 m, 9602 m/sec, 641179 t fired, .
60 LTL EXCL 65/160 2/5 DLCflexbar-PT-2b-CTLFireability-07 120473 m, 2205 m/sec, 196708 t fired, .
Time elapsed: 945 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 70/170 21/32 DLCflexbar-PT-2b-CTLFireability-15 647467 m, 8507 m/sec, 686307 t fired, .
60 LTL EXCL 70/160 2/5 DLCflexbar-PT-2b-CTLFireability-07 129359 m, 1777 m/sec, 211140 t fired, .
Time elapsed: 950 secs. Pages in use: 31
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 75/170 23/32 DLCflexbar-PT-2b-CTLFireability-15 690619 m, 8630 m/sec, 731978 t fired, .
60 LTL EXCL 75/160 2/5 DLCflexbar-PT-2b-CTLFireability-07 138531 m, 1834 m/sec, 226113 t fired, .
Time elapsed: 955 secs. Pages in use: 33
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 80/170 24/32 DLCflexbar-PT-2b-CTLFireability-15 732593 m, 8394 m/sec, 776425 t fired, .
60 LTL EXCL 80/160 2/5 DLCflexbar-PT-2b-CTLFireability-07 147854 m, 1864 m/sec, 241262 t fired, .
Time elapsed: 960 secs. Pages in use: 34
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 85/170 26/32 DLCflexbar-PT-2b-CTLFireability-15 781608 m, 9803 m/sec, 828263 t fired, .
60 LTL EXCL 85/160 2/5 DLCflexbar-PT-2b-CTLFireability-07 157853 m, 1999 m/sec, 257474 t fired, .
Time elapsed: 965 secs. Pages in use: 36
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 90/170 27/32 DLCflexbar-PT-2b-CTLFireability-15 827869 m, 9252 m/sec, 877162 t fired, .
60 LTL EXCL 90/160 2/5 DLCflexbar-PT-2b-CTLFireability-07 168394 m, 2108 m/sec, 274663 t fired, .
Time elapsed: 970 secs. Pages in use: 37
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 95/170 28/32 DLCflexbar-PT-2b-CTLFireability-15 863815 m, 7189 m/sec, 915221 t fired, .
60 LTL EXCL 95/160 2/5 DLCflexbar-PT-2b-CTLFireability-07 176299 m, 1581 m/sec, 287538 t fired, .
Time elapsed: 975 secs. Pages in use: 38
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 100/170 30/32 DLCflexbar-PT-2b-CTLFireability-15 906213 m, 8479 m/sec, 960161 t fired, .
60 LTL EXCL 100/160 2/5 DLCflexbar-PT-2b-CTLFireability-07 185271 m, 1794 m/sec, 302190 t fired, .
Time elapsed: 980 secs. Pages in use: 40
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 105/170 31/32 DLCflexbar-PT-2b-CTLFireability-15 951633 m, 9084 m/sec, 1008374 t fired, .
60 LTL EXCL 105/160 2/5 DLCflexbar-PT-2b-CTLFireability-07 194756 m, 1897 m/sec, 317703 t fired, .
Time elapsed: 985 secs. Pages in use: 41
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 58 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 110/160 2/5 DLCflexbar-PT-2b-CTLFireability-07 204849 m, 2018 m/sec, 334194 t fired, .
Time elapsed: 990 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 115/170 2/5 DLCflexbar-PT-2b-CTLFireability-07 214897 m, 2009 m/sec, 350621 t fired, .
Time elapsed: 995 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 120/170 2/5 DLCflexbar-PT-2b-CTLFireability-07 227380 m, 2496 m/sec, 371032 t fired, .
Time elapsed: 1000 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 125/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 238407 m, 2205 m/sec, 389146 t fired, .
Time elapsed: 1005 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 130/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 247534 m, 1825 m/sec, 404039 t fired, .
Time elapsed: 1010 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 135/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 258539 m, 2201 m/sec, 421924 t fired, .
Time elapsed: 1015 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 140/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 268062 m, 1904 m/sec, 437513 t fired, .
Time elapsed: 1020 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 145/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 280180 m, 2423 m/sec, 457364 t fired, .
Time elapsed: 1025 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 150/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 292161 m, 2396 m/sec, 476749 t fired, .
Time elapsed: 1030 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 155/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 304881 m, 2544 m/sec, 497541 t fired, .
Time elapsed: 1035 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 160/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 316234 m, 2270 m/sec, 516062 t fired, .
Time elapsed: 1040 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 165/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 327898 m, 2332 m/sec, 535097 t fired, .
Time elapsed: 1045 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 170/170 3/5 DLCflexbar-PT-2b-CTLFireability-07 339878 m, 2396 m/sec, 554719 t fired, .
Time elapsed: 1050 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1055 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 52 (type EXCL) for 51 DLCflexbar-PT-2b-CTLFireability-13
lola: time limit : 169 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 2545 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/169 2/32 DLCflexbar-PT-2b-CTLFireability-13 63673 m, 12734 m/sec, 66020 t fired, .
60 LTL EXCL 5/2545 1/5 DLCflexbar-PT-2b-CTLFireability-07 9898 m, -65996 m/sec, 16006 t fired, .
Time elapsed: 1060 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 10/169 3/32 DLCflexbar-PT-2b-CTLFireability-13 135749 m, 14415 m/sec, 139002 t fired, .
60 LTL EXCL 10/159 1/5 DLCflexbar-PT-2b-CTLFireability-07 19209 m, 1862 m/sec, 31465 t fired, .
Time elapsed: 1065 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 15/169 4/32 DLCflexbar-PT-2b-CTLFireability-13 202108 m, 13271 m/sec, 206149 t fired, .
60 LTL EXCL 15/159 1/5 DLCflexbar-PT-2b-CTLFireability-07 27269 m, 1612 m/sec, 44613 t fired, .
Time elapsed: 1070 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 20/169 6/32 DLCflexbar-PT-2b-CTLFireability-13 292411 m, 18060 m/sec, 297540 t fired, .
60 LTL EXCL 20/159 1/5 DLCflexbar-PT-2b-CTLFireability-07 35825 m, 1711 m/sec, 58580 t fired, .
Time elapsed: 1075 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 25/169 7/32 DLCflexbar-PT-2b-CTLFireability-13 358864 m, 13290 m/sec, 364704 t fired, .
60 LTL EXCL 25/159 1/5 DLCflexbar-PT-2b-CTLFireability-07 44562 m, 1747 m/sec, 72835 t fired, .
Time elapsed: 1080 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 30/169 8/32 DLCflexbar-PT-2b-CTLFireability-13 422052 m, 12637 m/sec, 428563 t fired, .
60 LTL EXCL 30/159 1/5 DLCflexbar-PT-2b-CTLFireability-07 53962 m, 1880 m/sec, 88340 t fired, .
Time elapsed: 1085 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 35/169 8/32 DLCflexbar-PT-2b-CTLFireability-13 473349 m, 10259 m/sec, 480402 t fired, .
60 LTL EXCL 35/159 1/5 DLCflexbar-PT-2b-CTLFireability-07 62668 m, 1741 m/sec, 102520 t fired, .
Time elapsed: 1090 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 40/169 9/32 DLCflexbar-PT-2b-CTLFireability-13 545207 m, 14371 m/sec, 552903 t fired, .
60 LTL EXCL 40/159 1/5 DLCflexbar-PT-2b-CTLFireability-07 72859 m, 2038 m/sec, 119044 t fired, .
Time elapsed: 1095 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 45/169 11/32 DLCflexbar-PT-2b-CTLFireability-13 605045 m, 11967 m/sec, 613722 t fired, .
60 LTL EXCL 45/159 1/5 DLCflexbar-PT-2b-CTLFireability-07 80291 m, 1486 m/sec, 131124 t fired, .
Time elapsed: 1100 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 50/169 11/32 DLCflexbar-PT-2b-CTLFireability-13 679485 m, 14888 m/sec, 688753 t fired, .
60 LTL EXCL 50/159 1/5 DLCflexbar-PT-2b-CTLFireability-07 89510 m, 1843 m/sec, 146260 t fired, .
Time elapsed: 1105 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 55/169 12/32 DLCflexbar-PT-2b-CTLFireability-13 740339 m, 12170 m/sec, 750214 t fired, .
60 LTL EXCL 55/159 1/5 DLCflexbar-PT-2b-CTLFireability-07 97923 m, 1682 m/sec, 159904 t fired, .
Time elapsed: 1110 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 60/169 12/32 DLCflexbar-PT-2b-CTLFireability-13 802790 m, 12490 m/sec, 813313 t fired, .
60 LTL EXCL 60/159 1/5 DLCflexbar-PT-2b-CTLFireability-07 107528 m, 1921 m/sec, 175671 t fired, .
Time elapsed: 1115 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 65/169 13/32 DLCflexbar-PT-2b-CTLFireability-13 869618 m, 13365 m/sec, 880861 t fired, .
60 LTL EXCL 65/159 2/5 DLCflexbar-PT-2b-CTLFireability-07 117125 m, 1919 m/sec, 191234 t fired, .
Time elapsed: 1120 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 70/169 15/32 DLCflexbar-PT-2b-CTLFireability-13 931926 m, 12461 m/sec, 943865 t fired, .
60 LTL EXCL 70/159 2/5 DLCflexbar-PT-2b-CTLFireability-07 126293 m, 1833 m/sec, 206162 t fired, .
Time elapsed: 1125 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 75/169 16/32 DLCflexbar-PT-2b-CTLFireability-13 994677 m, 12550 m/sec, 1007341 t fired, .
60 LTL EXCL 75/159 2/5 DLCflexbar-PT-2b-CTLFireability-07 135877 m, 1916 m/sec, 221766 t fired, .
Time elapsed: 1130 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 80/169 18/32 DLCflexbar-PT-2b-CTLFireability-13 1056510 m, 12366 m/sec, 1069942 t fired, .
60 LTL EXCL 80/159 2/5 DLCflexbar-PT-2b-CTLFireability-07 145216 m, 1867 m/sec, 236986 t fired, .
Time elapsed: 1135 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 85/169 19/32 DLCflexbar-PT-2b-CTLFireability-13 1116044 m, 11906 m/sec, 1131873 t fired, .
60 LTL EXCL 85/159 2/5 DLCflexbar-PT-2b-CTLFireability-07 155562 m, 2069 m/sec, 253808 t fired, .
Time elapsed: 1140 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 90/169 20/32 DLCflexbar-PT-2b-CTLFireability-13 1169304 m, 10652 m/sec, 1185948 t fired, .
60 LTL EXCL 90/159 2/5 DLCflexbar-PT-2b-CTLFireability-07 163014 m, 1490 m/sec, 265876 t fired, .
Time elapsed: 1145 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 95/169 21/32 DLCflexbar-PT-2b-CTLFireability-13 1224925 m, 11124 m/sec, 1242597 t fired, .
60 LTL EXCL 95/159 2/5 DLCflexbar-PT-2b-CTLFireability-07 172162 m, 1829 m/sec, 280751 t fired, .
Time elapsed: 1150 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 100/169 23/32 DLCflexbar-PT-2b-CTLFireability-13 1286346 m, 12284 m/sec, 1305144 t fired, .
60 LTL EXCL 100/159 2/5 DLCflexbar-PT-2b-CTLFireability-07 180827 m, 1733 m/sec, 294897 t fired, .
Time elapsed: 1155 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 105/169 24/32 DLCflexbar-PT-2b-CTLFireability-13 1347522 m, 12235 m/sec, 1367049 t fired, .
60 LTL EXCL 105/159 2/5 DLCflexbar-PT-2b-CTLFireability-07 191658 m, 2166 m/sec, 312601 t fired, .
Time elapsed: 1160 secs. Pages in use: 42
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 110/169 25/32 DLCflexbar-PT-2b-CTLFireability-13 1412778 m, 13051 m/sec, 1433876 t fired, .
60 LTL EXCL 110/159 2/5 DLCflexbar-PT-2b-CTLFireability-07 200810 m, 1830 m/sec, 327577 t fired, .
Time elapsed: 1165 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 115/169 26/32 DLCflexbar-PT-2b-CTLFireability-13 1477400 m, 12924 m/sec, 1499133 t fired, .
60 LTL EXCL 115/159 2/5 DLCflexbar-PT-2b-CTLFireability-07 210041 m, 1846 m/sec, 342664 t fired, .
Time elapsed: 1170 secs. Pages in use: 44
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 120/169 28/32 DLCflexbar-PT-2b-CTLFireability-13 1542244 m, 12968 m/sec, 1564771 t fired, .
60 LTL EXCL 120/159 2/5 DLCflexbar-PT-2b-CTLFireability-07 219026 m, 1797 m/sec, 357323 t fired, .
Time elapsed: 1175 secs. Pages in use: 46
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 125/169 29/32 DLCflexbar-PT-2b-CTLFireability-13 1608294 m, 13210 m/sec, 1631724 t fired, .
60 LTL EXCL 125/159 2/5 DLCflexbar-PT-2b-CTLFireability-07 228571 m, 1909 m/sec, 373015 t fired, .
Time elapsed: 1180 secs. Pages in use: 47
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 130/169 30/32 DLCflexbar-PT-2b-CTLFireability-13 1673312 m, 13003 m/sec, 1698589 t fired, .
60 LTL EXCL 130/159 3/5 DLCflexbar-PT-2b-CTLFireability-07 237391 m, 1764 m/sec, 387467 t fired, .
Time elapsed: 1185 secs. Pages in use: 50
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 135/169 32/32 DLCflexbar-PT-2b-CTLFireability-13 1740944 m, 13526 m/sec, 1767890 t fired, .
60 LTL EXCL 135/159 3/5 DLCflexbar-PT-2b-CTLFireability-07 246874 m, 1896 m/sec, 402949 t fired, .
Time elapsed: 1190 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 52 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 140/159 3/5 DLCflexbar-PT-2b-CTLFireability-07 257579 m, 2141 m/sec, 420358 t fired, .
Time elapsed: 1195 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 145/169 3/5 DLCflexbar-PT-2b-CTLFireability-07 266499 m, 1784 m/sec, 434961 t fired, .
Time elapsed: 1200 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 150/169 3/5 DLCflexbar-PT-2b-CTLFireability-07 275076 m, 1715 m/sec, 449036 t fired, .
Time elapsed: 1205 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 155/169 3/5 DLCflexbar-PT-2b-CTLFireability-07 285523 m, 2089 m/sec, 466020 t fired, .
Time elapsed: 1210 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 160/169 3/5 DLCflexbar-PT-2b-CTLFireability-07 296376 m, 2170 m/sec, 483618 t fired, .
Time elapsed: 1215 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 165/169 3/5 DLCflexbar-PT-2b-CTLFireability-07 308208 m, 2366 m/sec, 502996 t fired, .
Time elapsed: 1220 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1225 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 49 (type EXCL) for 48 DLCflexbar-PT-2b-CTLFireability-12
lola: time limit : 169 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 2375 sec
lola: memory limit: 5 pages
lola: FINISHED task # 49 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-12
lola: result : false
lola: markings : 139
lola: fired transitions : 139
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 5/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 7909 m, -60059 m/sec, 12732 t fired, .
Time elapsed: 1230 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 10/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 15866 m, 1591 m/sec, 25997 t fired, .
Time elapsed: 1235 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 15/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 22619 m, 1350 m/sec, 36988 t fired, .
Time elapsed: 1240 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 20/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 30983 m, 1672 m/sec, 50648 t fired, .
Time elapsed: 1245 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 25/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 40293 m, 1862 m/sec, 65890 t fired, .
Time elapsed: 1250 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 30/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 46534 m, 1248 m/sec, 76205 t fired, .
Time elapsed: 1255 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 35/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 52843 m, 1261 m/sec, 86486 t fired, .
Time elapsed: 1260 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 41/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 60729 m, 1577 m/sec, 99377 t fired, .
Time elapsed: 1266 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 46/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 67432 m, 1340 m/sec, 110280 t fired, .
Time elapsed: 1271 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 51/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 76842 m, 1882 m/sec, 125532 t fired, .
Time elapsed: 1276 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 56/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 82261 m, 1083 m/sec, 134401 t fired, .
Time elapsed: 1281 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 61/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 89930 m, 1533 m/sec, 146950 t fired, .
Time elapsed: 1286 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 66/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 96719 m, 1357 m/sec, 157952 t fired, .
Time elapsed: 1291 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 71/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 105795 m, 1815 m/sec, 172840 t fired, .
Time elapsed: 1296 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 76/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 114939 m, 1828 m/sec, 187785 t fired, .
Time elapsed: 1301 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 81/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 123452 m, 1702 m/sec, 201547 t fired, .
Time elapsed: 1306 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 86/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 133346 m, 1978 m/sec, 217623 t fired, .
Time elapsed: 1311 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 91/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 140792 m, 1489 m/sec, 229822 t fired, .
Time elapsed: 1316 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 96/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 149114 m, 1664 m/sec, 243317 t fired, .
Time elapsed: 1321 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 101/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 155673 m, 1311 m/sec, 253980 t fired, .
Time elapsed: 1326 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 106/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 166163 m, 2098 m/sec, 270982 t fired, .
Time elapsed: 1331 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 111/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 174403 m, 1648 m/sec, 284411 t fired, .
Time elapsed: 1336 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 116/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 181146 m, 1348 m/sec, 295417 t fired, .
Time elapsed: 1341 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 121/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 189377 m, 1646 m/sec, 308893 t fired, .
Time elapsed: 1346 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 126/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 197468 m, 1618 m/sec, 322158 t fired, .
Time elapsed: 1351 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 131/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 205905 m, 1687 m/sec, 335916 t fired, .
Time elapsed: 1356 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 136/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 214849 m, 1788 m/sec, 350546 t fired, .
Time elapsed: 1361 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 141/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 222416 m, 1513 m/sec, 362924 t fired, .
Time elapsed: 1366 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 146/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 231281 m, 1773 m/sec, 377399 t fired, .
Time elapsed: 1371 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 151/169 3/5 DLCflexbar-PT-2b-CTLFireability-07 240577 m, 1859 m/sec, 392685 t fired, .
Time elapsed: 1376 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 156/169 3/5 DLCflexbar-PT-2b-CTLFireability-07 250124 m, 1909 m/sec, 408249 t fired, .
Time elapsed: 1381 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 161/169 3/5 DLCflexbar-PT-2b-CTLFireability-07 257705 m, 1516 m/sec, 420575 t fired, .
Time elapsed: 1386 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 166/169 3/5 DLCflexbar-PT-2b-CTLFireability-07 268699 m, 2198 m/sec, 438619 t fired, .
Time elapsed: 1391 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1396 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 DLCflexbar-PT-2b-CTLFireability-11
lola: time limit : 169 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 2204 sec
lola: memory limit: 5 pages
lola: FINISHED task # 46 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-11
lola: result : true
lola: markings : 225
lola: fired transitions : 226
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 5/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 6885 m, -52362 m/sec, 11065 t fired, .
Time elapsed: 1401 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 10/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 13615 m, 1346 m/sec, 22326 t fired, .
Time elapsed: 1406 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 15/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 20244 m, 1325 m/sec, 33138 t fired, .
Time elapsed: 1411 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 20/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 24855 m, 922 m/sec, 40652 t fired, .
Time elapsed: 1416 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 25/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 29211 m, 871 m/sec, 47810 t fired, .
Time elapsed: 1421 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 30/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 33325 m, 822 m/sec, 54476 t fired, .
Time elapsed: 1426 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 35/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 37326 m, 800 m/sec, 61088 t fired, .
Time elapsed: 1431 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 40/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 41761 m, 887 m/sec, 68281 t fired, .
Time elapsed: 1436 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 45/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 45234 m, 694 m/sec, 73969 t fired, .
Time elapsed: 1441 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 50/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 49204 m, 794 m/sec, 80549 t fired, .
Time elapsed: 1446 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 55/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 55274 m, 1214 m/sec, 90474 t fired, .
Time elapsed: 1451 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 60/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 60442 m, 1033 m/sec, 98927 t fired, .
Time elapsed: 1456 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 65/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 64240 m, 759 m/sec, 105062 t fired, .
Time elapsed: 1461 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 70/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 70142 m, 1180 m/sec, 114667 t fired, .
Time elapsed: 1466 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 75/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 74087 m, 789 m/sec, 121043 t fired, .
Time elapsed: 1471 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 80/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 78425 m, 867 m/sec, 128120 t fired, .
Time elapsed: 1476 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 85/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 82398 m, 794 m/sec, 134623 t fired, .
Time elapsed: 1481 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 90/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 87263 m, 973 m/sec, 142619 t fired, .
Time elapsed: 1486 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 95/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 91686 m, 884 m/sec, 149804 t fired, .
Time elapsed: 1491 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 100/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 95171 m, 697 m/sec, 155439 t fired, .
Time elapsed: 1496 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 105/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 99696 m, 905 m/sec, 162780 t fired, .
Time elapsed: 1501 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 110/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 106026 m, 1266 m/sec, 173221 t fired, .
Time elapsed: 1506 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 115/169 1/5 DLCflexbar-PT-2b-CTLFireability-07 112606 m, 1316 m/sec, 184001 t fired, .
Time elapsed: 1511 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 120/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 116595 m, 797 m/sec, 190368 t fired, .
Time elapsed: 1516 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 125/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 120466 m, 774 m/sec, 196700 t fired, .
Time elapsed: 1521 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 130/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 124447 m, 796 m/sec, 203138 t fired, .
Time elapsed: 1526 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 135/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 129112 m, 933 m/sec, 210734 t fired, .
Time elapsed: 1531 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 140/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 133256 m, 828 m/sec, 217482 t fired, .
Time elapsed: 1536 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 145/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 137759 m, 900 m/sec, 224866 t fired, .
Time elapsed: 1541 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 150/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 144294 m, 1307 m/sec, 235513 t fired, .
Time elapsed: 1546 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 155/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 149492 m, 1039 m/sec, 243927 t fired, .
Time elapsed: 1551 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 160/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 154599 m, 1021 m/sec, 252231 t fired, .
Time elapsed: 1556 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 165/169 2/5 DLCflexbar-PT-2b-CTLFireability-07 160032 m, 1086 m/sec, 261019 t fired, .
Time elapsed: 1561 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1566 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-2b-CTLFireability-10
lola: time limit : 169 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 2034 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/169 1/32 DLCflexbar-PT-2b-CTLFireability-10 25339 m, 5067 m/sec, 26970 t fired, .
60 LTL EXCL 5/2034 1/5 DLCflexbar-PT-2b-CTLFireability-07 5376 m, -30931 m/sec, 8605 t fired, .
Time elapsed: 1571 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/169 2/32 DLCflexbar-PT-2b-CTLFireability-10 37213 m, 2374 m/sec, 39536 t fired, .
60 LTL EXCL 10/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 11289 m, 1182 m/sec, 18252 t fired, .
Time elapsed: 1576 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/169 2/32 DLCflexbar-PT-2b-CTLFireability-10 40734 m, 704 m/sec, 43237 t fired, .
60 LTL EXCL 15/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 14021 m, 546 m/sec, 22976 t fired, .
Time elapsed: 1581 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/169 2/32 DLCflexbar-PT-2b-CTLFireability-10 46231 m, 1099 m/sec, 49024 t fired, .
60 LTL EXCL 20/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 17138 m, 623 m/sec, 28069 t fired, .
Time elapsed: 1586 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/169 2/32 DLCflexbar-PT-2b-CTLFireability-10 51452 m, 1044 m/sec, 54578 t fired, .
60 LTL EXCL 25/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 20501 m, 672 m/sec, 33559 t fired, .
Time elapsed: 1591 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/169 2/32 DLCflexbar-PT-2b-CTLFireability-10 54950 m, 699 m/sec, 58272 t fired, .
60 LTL EXCL 30/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 23660 m, 631 m/sec, 38690 t fired, .
Time elapsed: 1596 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/169 2/32 DLCflexbar-PT-2b-CTLFireability-10 61428 m, 1295 m/sec, 65153 t fired, .
60 LTL EXCL 35/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 27283 m, 724 m/sec, 44635 t fired, .
Time elapsed: 1601 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/169 3/32 DLCflexbar-PT-2b-CTLFireability-10 73120 m, 2338 m/sec, 77643 t fired, .
60 LTL EXCL 40/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 31301 m, 803 m/sec, 51153 t fired, .
Time elapsed: 1606 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/169 3/32 DLCflexbar-PT-2b-CTLFireability-10 76830 m, 742 m/sec, 81563 t fired, .
60 LTL EXCL 45/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 34437 m, 627 m/sec, 56339 t fired, .
Time elapsed: 1611 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/169 3/32 DLCflexbar-PT-2b-CTLFireability-10 84643 m, 1562 m/sec, 89835 t fired, .
60 LTL EXCL 50/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 38446 m, 801 m/sec, 62838 t fired, .
Time elapsed: 1616 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/169 3/32 DLCflexbar-PT-2b-CTLFireability-10 88663 m, 804 m/sec, 94101 t fired, .
60 LTL EXCL 55/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 41334 m, 577 m/sec, 67569 t fired, .
Time elapsed: 1621 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/169 4/32 DLCflexbar-PT-2b-CTLFireability-10 93455 m, 958 m/sec, 99173 t fired, .
60 LTL EXCL 60/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 44944 m, 722 m/sec, 73472 t fired, .
Time elapsed: 1626 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/169 4/32 DLCflexbar-PT-2b-CTLFireability-10 96980 m, 705 m/sec, 102916 t fired, .
60 LTL EXCL 65/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 48644 m, 740 m/sec, 79639 t fired, .
Time elapsed: 1631 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/169 4/32 DLCflexbar-PT-2b-CTLFireability-10 101878 m, 979 m/sec, 108075 t fired, .
60 LTL EXCL 70/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 52354 m, 742 m/sec, 85696 t fired, .
Time elapsed: 1636 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/169 4/32 DLCflexbar-PT-2b-CTLFireability-10 108890 m, 1402 m/sec, 115516 t fired, .
60 LTL EXCL 75/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 56057 m, 740 m/sec, 91730 t fired, .
Time elapsed: 1641 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 80/169 4/32 DLCflexbar-PT-2b-CTLFireability-10 116535 m, 1529 m/sec, 123610 t fired, .
60 LTL EXCL 80/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 60269 m, 842 m/sec, 98642 t fired, .
Time elapsed: 1646 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 85/169 5/32 DLCflexbar-PT-2b-CTLFireability-10 124908 m, 1674 m/sec, 132463 t fired, .
60 LTL EXCL 85/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 64797 m, 905 m/sec, 105985 t fired, .
Time elapsed: 1651 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 90/169 5/32 DLCflexbar-PT-2b-CTLFireability-10 130425 m, 1103 m/sec, 138309 t fired, .
60 LTL EXCL 90/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 68911 m, 822 m/sec, 112660 t fired, .
Time elapsed: 1656 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 95/169 5/32 DLCflexbar-PT-2b-CTLFireability-10 135767 m, 1068 m/sec, 143931 t fired, .
60 LTL EXCL 95/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 72686 m, 755 m/sec, 118760 t fired, .
Time elapsed: 1661 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 100/169 5/32 DLCflexbar-PT-2b-CTLFireability-10 144711 m, 1788 m/sec, 153411 t fired, .
60 LTL EXCL 100/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 77187 m, 900 m/sec, 126093 t fired, .
Time elapsed: 1666 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 105/169 5/32 DLCflexbar-PT-2b-CTLFireability-10 149670 m, 991 m/sec, 158638 t fired, .
60 LTL EXCL 105/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 80171 m, 596 m/sec, 130941 t fired, .
Time elapsed: 1671 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 110/169 6/32 DLCflexbar-PT-2b-CTLFireability-10 153702 m, 806 m/sec, 162889 t fired, .
60 LTL EXCL 110/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 83359 m, 637 m/sec, 136180 t fired, .
Time elapsed: 1676 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 115/169 6/32 DLCflexbar-PT-2b-CTLFireability-10 159357 m, 1131 m/sec, 169010 t fired, .
60 LTL EXCL 115/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 87269 m, 782 m/sec, 142627 t fired, .
Time elapsed: 1681 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 120/169 6/32 DLCflexbar-PT-2b-CTLFireability-10 162818 m, 692 m/sec, 172666 t fired, .
60 LTL EXCL 120/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 90180 m, 582 m/sec, 147339 t fired, .
Time elapsed: 1686 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 125/169 6/32 DLCflexbar-PT-2b-CTLFireability-10 166642 m, 764 m/sec, 176839 t fired, .
60 LTL EXCL 125/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 93582 m, 680 m/sec, 152851 t fired, .
Time elapsed: 1691 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 130/169 6/32 DLCflexbar-PT-2b-CTLFireability-10 169987 m, 669 m/sec, 180443 t fired, .
60 LTL EXCL 130/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 96366 m, 556 m/sec, 157376 t fired, .
Time elapsed: 1696 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 135/169 6/32 DLCflexbar-PT-2b-CTLFireability-10 176501 m, 1302 m/sec, 187360 t fired, .
60 LTL EXCL 135/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 100462 m, 819 m/sec, 164021 t fired, .
Time elapsed: 1701 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 140/169 6/32 DLCflexbar-PT-2b-CTLFireability-10 180666 m, 833 m/sec, 191749 t fired, .
60 LTL EXCL 140/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 104187 m, 745 m/sec, 170223 t fired, .
Time elapsed: 1706 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 145/169 7/32 DLCflexbar-PT-2b-CTLFireability-10 186801 m, 1227 m/sec, 198230 t fired, .
60 LTL EXCL 145/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 108305 m, 823 m/sec, 176930 t fired, .
Time elapsed: 1711 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 150/169 7/32 DLCflexbar-PT-2b-CTLFireability-10 190781 m, 796 m/sec, 202429 t fired, .
60 LTL EXCL 150/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 112230 m, 785 m/sec, 183374 t fired, .
Time elapsed: 1716 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 155/169 7/32 DLCflexbar-PT-2b-CTLFireability-10 198883 m, 1620 m/sec, 210965 t fired, .
60 LTL EXCL 155/156 2/5 DLCflexbar-PT-2b-CTLFireability-07 115860 m, 726 m/sec, 189182 t fired, .
Time elapsed: 1721 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 160/169 7/32 DLCflexbar-PT-2b-CTLFireability-10 203395 m, 902 m/sec, 215745 t fired, .
Time elapsed: 1726 secs. Pages in use: 53
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 1874 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 165/169 7/32 DLCflexbar-PT-2b-CTLFireability-10 206147 m, 550 m/sec, 218644 t fired, .
60 LTL EXCL 4/1874 1/5 DLCflexbar-PT-2b-CTLFireability-07 4633 m, -22245 m/sec, 7394 t fired, .
Time elapsed: 1731 secs. Pages in use: 55
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-10 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 1 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 10/144 1/5 DLCflexbar-PT-2b-CTLFireability-07 6887 m, 450 m/sec, 11067 t fired, .
Time elapsed: 1737 secs. Pages in use: 55
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-2b-CTLFireability-10
lola: time limit : 1863 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 0/1863 1/5 DLCflexbar-PT-2b-CTLFireability-10 382 m, -41153 m/sec, 389 t fired, .
60 LTL EXCL 88/156 1/5 DLCflexbar-PT-2b-CTLFireability-07 51189 m, 8860 m/sec, 83771 t fired, .
Time elapsed: 1815 secs. Pages in use: 57
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/1863 1/5 DLCflexbar-PT-2b-CTLFireability-10 24019 m, 4727 m/sec, 25566 t fired, .
60 LTL EXCL 93/144 1/5 DLCflexbar-PT-2b-CTLFireability-07 53977 m, 557 m/sec, 88369 t fired, .
Time elapsed: 1820 secs. Pages in use: 58
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/1863 1/5 DLCflexbar-PT-2b-CTLFireability-10 27446 m, 685 m/sec, 29203 t fired, .
60 LTL EXCL 98/144 1/5 DLCflexbar-PT-2b-CTLFireability-07 56836 m, 571 m/sec, 93006 t fired, .
Time elapsed: 1825 secs. Pages in use: 58
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/1863 2/5 DLCflexbar-PT-2b-CTLFireability-10 33287 m, 1168 m/sec, 35384 t fired, .
60 LTL EXCL 103/144 1/5 DLCflexbar-PT-2b-CTLFireability-07 59513 m, 535 m/sec, 97423 t fired, .
Time elapsed: 1830 secs. Pages in use: 59
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/1863 2/5 DLCflexbar-PT-2b-CTLFireability-10 41134 m, 1569 m/sec, 43655 t fired, .
60 LTL EXCL 108/144 1/5 DLCflexbar-PT-2b-CTLFireability-07 61855 m, 468 m/sec, 101201 t fired, .
Time elapsed: 1835 secs. Pages in use: 59
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/1863 2/5 DLCflexbar-PT-2b-CTLFireability-10 46899 m, 1153 m/sec, 49747 t fired, .
60 LTL EXCL 113/144 1/5 DLCflexbar-PT-2b-CTLFireability-07 64058 m, 440 m/sec, 104779 t fired, .
Time elapsed: 1840 secs. Pages in use: 59
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/1863 2/5 DLCflexbar-PT-2b-CTLFireability-10 54295 m, 1479 m/sec, 57587 t fired, .
60 LTL EXCL 118/144 1/5 DLCflexbar-PT-2b-CTLFireability-07 67245 m, 637 m/sec, 109975 t fired, .
Time elapsed: 1845 secs. Pages in use: 59
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/1863 2/5 DLCflexbar-PT-2b-CTLFireability-10 59869 m, 1114 m/sec, 63462 t fired, .
60 LTL EXCL 123/144 1/5 DLCflexbar-PT-2b-CTLFireability-07 69829 m, 516 m/sec, 114164 t fired, .
Time elapsed: 1850 secs. Pages in use: 59
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/1863 3/5 DLCflexbar-PT-2b-CTLFireability-10 65104 m, 1047 m/sec, 69032 t fired, .
60 LTL EXCL 128/144 1/5 DLCflexbar-PT-2b-CTLFireability-07 72512 m, 536 m/sec, 118476 t fired, .
Time elapsed: 1855 secs. Pages in use: 60
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/1863 3/5 DLCflexbar-PT-2b-CTLFireability-10 72403 m, 1459 m/sec, 76885 t fired, .
60 LTL EXCL 133/144 1/5 DLCflexbar-PT-2b-CTLFireability-07 75120 m, 521 m/sec, 122710 t fired, .
Time elapsed: 1860 secs. Pages in use: 60
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/1863 3/5 DLCflexbar-PT-2b-CTLFireability-10 80848 m, 1689 m/sec, 85793 t fired, .
60 LTL EXCL 138/144 1/5 DLCflexbar-PT-2b-CTLFireability-07 77907 m, 557 m/sec, 127257 t fired, .
Time elapsed: 1865 secs. Pages in use: 61
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/1863 3/5 DLCflexbar-PT-2b-CTLFireability-10 89224 m, 1675 m/sec, 94702 t fired, .
60 LTL EXCL 143/144 1/5 DLCflexbar-PT-2b-CTLFireability-07 80346 m, 487 m/sec, 131227 t fired, .
Time elapsed: 1870 secs. Pages in use: 62
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/1863 4/5 DLCflexbar-PT-2b-CTLFireability-10 97404 m, 1636 m/sec, 103360 t fired, .
Time elapsed: 1875 secs. Pages in use: 63
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 1725 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/148 4/5 DLCflexbar-PT-2b-CTLFireability-10 103052 m, 1129 m/sec, 109304 t fired, .
60 LTL EXCL 5/1725 1/5 DLCflexbar-PT-2b-CTLFireability-07 4145 m, -15240 m/sec, 6614 t fired, .
Time elapsed: 1880 secs. Pages in use: 65
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/148 4/5 DLCflexbar-PT-2b-CTLFireability-10 108847 m, 1159 m/sec, 115470 t fired, .
60 LTL EXCL 10/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 6685 m, 508 m/sec, 10746 t fired, .
Time elapsed: 1885 secs. Pages in use: 65
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/148 4/5 DLCflexbar-PT-2b-CTLFireability-10 114627 m, 1156 m/sec, 121584 t fired, .
60 LTL EXCL 15/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 8802 m, 423 m/sec, 14223 t fired, .
Time elapsed: 1890 secs. Pages in use: 65
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 80/148 4/5 DLCflexbar-PT-2b-CTLFireability-10 119089 m, 892 m/sec, 126334 t fired, .
60 LTL EXCL 20/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 10553 m, 350 m/sec, 17053 t fired, .
Time elapsed: 1895 secs. Pages in use: 65
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 85/148 4/5 DLCflexbar-PT-2b-CTLFireability-10 122369 m, 656 m/sec, 129774 t fired, .
60 LTL EXCL 25/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 12574 m, 404 m/sec, 20503 t fired, .
Time elapsed: 1900 secs. Pages in use: 65
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 90/148 5/5 DLCflexbar-PT-2b-CTLFireability-10 127337 m, 993 m/sec, 135029 t fired, .
60 LTL EXCL 30/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 14671 m, 419 m/sec, 24036 t fired, .
Time elapsed: 1905 secs. Pages in use: 67
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 95/148 5/5 DLCflexbar-PT-2b-CTLFireability-10 129181 m, 368 m/sec, 136998 t fired, .
60 LTL EXCL 35/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 16615 m, 388 m/sec, 27224 t fired, .
Time elapsed: 1910 secs. Pages in use: 68
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 100/148 5/5 DLCflexbar-PT-2b-CTLFireability-10 131550 m, 473 m/sec, 139502 t fired, .
60 LTL EXCL 40/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 19037 m, 484 m/sec, 31201 t fired, .
Time elapsed: 1915 secs. Pages in use: 68
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 105/148 5/5 DLCflexbar-PT-2b-CTLFireability-10 133736 m, 437 m/sec, 141788 t fired, .
60 LTL EXCL 45/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 21038 m, 400 m/sec, 34477 t fired, .
Time elapsed: 1920 secs. Pages in use: 68
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 110/148 5/5 DLCflexbar-PT-2b-CTLFireability-10 135883 m, 429 m/sec, 144052 t fired, .
60 LTL EXCL 50/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 23269 m, 446 m/sec, 38046 t fired, .
Time elapsed: 1925 secs. Pages in use: 68
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 115/148 5/5 DLCflexbar-PT-2b-CTLFireability-10 138292 m, 481 m/sec, 146590 t fired, .
60 LTL EXCL 55/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 25513 m, 448 m/sec, 41736 t fired, .
Time elapsed: 1930 secs. Pages in use: 68
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 120/148 5/5 DLCflexbar-PT-2b-CTLFireability-10 140496 m, 440 m/sec, 148935 t fired, .
60 LTL EXCL 60/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 27632 m, 423 m/sec, 45197 t fired, .
Time elapsed: 1935 secs. Pages in use: 68
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 125/148 5/5 DLCflexbar-PT-2b-CTLFireability-10 142883 m, 477 m/sec, 151471 t fired, .
60 LTL EXCL 65/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 29999 m, 473 m/sec, 49036 t fired, .
Time elapsed: 1940 secs. Pages in use: 68
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 130/148 5/5 DLCflexbar-PT-2b-CTLFireability-10 144757 m, 374 m/sec, 153466 t fired, .
60 LTL EXCL 70/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 31975 m, 395 m/sec, 52266 t fired, .
Time elapsed: 1945 secs. Pages in use: 69
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 135/148 5/5 DLCflexbar-PT-2b-CTLFireability-10 146826 m, 413 m/sec, 155664 t fired, .
60 LTL EXCL 75/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 34073 m, 419 m/sec, 55731 t fired, .
Time elapsed: 1950 secs. Pages in use: 69
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 140/148 5/5 DLCflexbar-PT-2b-CTLFireability-10 148587 m, 352 m/sec, 157507 t fired, .
60 LTL EXCL 80/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 36150 m, 415 m/sec, 59096 t fired, .
Time elapsed: 1955 secs. Pages in use: 69
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 145/148 5/5 DLCflexbar-PT-2b-CTLFireability-10 150041 m, 290 m/sec, 159026 t fired, .
60 LTL EXCL 85/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 38323 m, 434 m/sec, 62642 t fired, .
Time elapsed: 1960 secs. Pages in use: 70
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-10 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 1 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 90/132 1/5 DLCflexbar-PT-2b-CTLFireability-07 40595 m, 454 m/sec, 66374 t fired, .
Time elapsed: 1965 secs. Pages in use: 70
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-2b-CTLFireability-10
lola: time limit : 1635 sec
lola: memory limit: 5 pages
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 0/1635 1/5 DLCflexbar-PT-2b-CTLFireability-10 75 m, -29993 m/sec, 75 t fired, .
Time elapsed: 2112 secs. Pages in use: 72
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 1488 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/124 1/5 DLCflexbar-PT-2b-CTLFireability-10 7003 m, 1385 m/sec, 7340 t fired, .
60 LTL EXCL 5/1488 1/5 DLCflexbar-PT-2b-CTLFireability-07 3692 m, -7380 m/sec, 5881 t fired, .
Time elapsed: 2117 secs. Pages in use: 76
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/124 1/5 DLCflexbar-PT-2b-CTLFireability-10 9921 m, 583 m/sec, 10408 t fired, .
60 LTL EXCL 10/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 5716 m, 404 m/sec, 9166 t fired, .
Time elapsed: 2122 secs. Pages in use: 76
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/124 1/5 DLCflexbar-PT-2b-CTLFireability-10 13602 m, 736 m/sec, 14299 t fired, .
60 LTL EXCL 15/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 7961 m, 449 m/sec, 12813 t fired, .
Time elapsed: 2127 secs. Pages in use: 76
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/124 1/5 DLCflexbar-PT-2b-CTLFireability-10 16808 m, 641 m/sec, 17657 t fired, .
60 LTL EXCL 20/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 10009 m, 409 m/sec, 16175 t fired, .
Time elapsed: 2132 secs. Pages in use: 76
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/124 1/5 DLCflexbar-PT-2b-CTLFireability-10 20298 m, 698 m/sec, 21395 t fired, .
60 LTL EXCL 25/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 12149 m, 428 m/sec, 19689 t fired, .
Time elapsed: 2137 secs. Pages in use: 76
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/124 1/5 DLCflexbar-PT-2b-CTLFireability-10 23336 m, 607 m/sec, 24716 t fired, .
60 LTL EXCL 30/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 14038 m, 377 m/sec, 23001 t fired, .
Time elapsed: 2142 secs. Pages in use: 76
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/124 1/5 DLCflexbar-PT-2b-CTLFireability-10 26449 m, 622 m/sec, 28143 t fired, .
60 LTL EXCL 35/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 16198 m, 432 m/sec, 26550 t fired, .
Time elapsed: 2147 secs. Pages in use: 76
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/124 1/5 DLCflexbar-PT-2b-CTLFireability-10 28113 m, 332 m/sec, 29900 t fired, .
60 LTL EXCL 40/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 18360 m, 432 m/sec, 30102 t fired, .
Time elapsed: 2152 secs. Pages in use: 76
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/124 1/5 DLCflexbar-PT-2b-CTLFireability-10 29436 m, 264 m/sec, 31286 t fired, .
60 LTL EXCL 45/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 20449 m, 417 m/sec, 33476 t fired, .
Time elapsed: 2157 secs. Pages in use: 77
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/124 1/5 DLCflexbar-PT-2b-CTLFireability-10 31164 m, 345 m/sec, 33136 t fired, .
60 LTL EXCL 50/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 22809 m, 472 m/sec, 37304 t fired, .
Time elapsed: 2162 secs. Pages in use: 77
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 32770 m, 321 m/sec, 34819 t fired, .
60 LTL EXCL 55/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 24607 m, 359 m/sec, 40252 t fired, .
Time elapsed: 2167 secs. Pages in use: 79
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 34735 m, 393 m/sec, 36918 t fired, .
60 LTL EXCL 60/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 26570 m, 392 m/sec, 43480 t fired, .
Time elapsed: 2172 secs. Pages in use: 79
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 37148 m, 482 m/sec, 39469 t fired, .
60 LTL EXCL 65/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 28825 m, 451 m/sec, 47147 t fired, .
Time elapsed: 2177 secs. Pages in use: 80
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 39478 m, 466 m/sec, 41922 t fired, .
60 LTL EXCL 70/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 30943 m, 423 m/sec, 50577 t fired, .
Time elapsed: 2182 secs. Pages in use: 81
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 41789 m, 462 m/sec, 44350 t fired, .
60 LTL EXCL 75/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 33249 m, 461 m/sec, 54341 t fired, .
Time elapsed: 2187 secs. Pages in use: 81
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 80/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 43625 m, 367 m/sec, 46288 t fired, .
60 LTL EXCL 80/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 35098 m, 369 m/sec, 57394 t fired, .
Time elapsed: 2192 secs. Pages in use: 81
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 85/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 45750 m, 425 m/sec, 48519 t fired, .
60 LTL EXCL 85/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 37298 m, 440 m/sec, 61043 t fired, .
Time elapsed: 2197 secs. Pages in use: 82
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 90/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 48370 m, 524 m/sec, 51299 t fired, .
60 LTL EXCL 90/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 39470 m, 434 m/sec, 64512 t fired, .
Time elapsed: 2202 secs. Pages in use: 82
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 95/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 50615 m, 449 m/sec, 53678 t fired, .
60 LTL EXCL 95/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 41467 m, 399 m/sec, 67774 t fired, .
Time elapsed: 2207 secs. Pages in use: 82
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 100/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 52754 m, 427 m/sec, 55967 t fired, .
60 LTL EXCL 100/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 43499 m, 406 m/sec, 71117 t fired, .
Time elapsed: 2212 secs. Pages in use: 82
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 105/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 55012 m, 451 m/sec, 58338 t fired, .
60 LTL EXCL 105/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 45535 m, 407 m/sec, 74466 t fired, .
Time elapsed: 2217 secs. Pages in use: 82
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 110/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 56584 m, 314 m/sec, 59985 t fired, .
60 LTL EXCL 110/114 1/5 DLCflexbar-PT-2b-CTLFireability-07 47634 m, 419 m/sec, 78003 t fired, .
Time elapsed: 2222 secs. Pages in use: 82
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 115/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 58283 m, 339 m/sec, 61793 t fired, .
Time elapsed: 2227 secs. Pages in use: 82
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 1373 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 120/124 2/5 DLCflexbar-PT-2b-CTLFireability-10 59399 m, 223 m/sec, 62970 t fired, .
60 LTL EXCL 5/1373 1/5 DLCflexbar-PT-2b-CTLFireability-07 5208 m, -8485 m/sec, 8340 t fired, .
Time elapsed: 2232 secs. Pages in use: 84
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-10 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 1 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 10/105 1/5 DLCflexbar-PT-2b-CTLFireability-07 9308 m, 820 m/sec, 15041 t fired, .
Time elapsed: 2237 secs. Pages in use: 84
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-2b-CTLFireability-10
lola: time limit : 1363 sec
lola: memory limit: 5 pages
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 0/1363 1/5 DLCflexbar-PT-2b-CTLFireability-10 315 m, -11816 m/sec, 323 t fired, .
Time elapsed: 2419 secs. Pages in use: 86
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 1181 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/98 1/5 DLCflexbar-PT-2b-CTLFireability-10 13933 m, 2723 m/sec, 14645 t fired, .
60 LTL EXCL 5/1181 1/5 DLCflexbar-PT-2b-CTLFireability-07 4617 m, -938 m/sec, 7368 t fired, .
Time elapsed: 2424 secs. Pages in use: 93
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/98 1/5 DLCflexbar-PT-2b-CTLFireability-10 18669 m, 947 m/sec, 19670 t fired, .
60 LTL EXCL 10/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 7552 m, 587 m/sec, 12148 t fired, .
Time elapsed: 2429 secs. Pages in use: 93
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/98 1/5 DLCflexbar-PT-2b-CTLFireability-10 20698 m, 405 m/sec, 21823 t fired, .
60 LTL EXCL 15/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 9152 m, 320 m/sec, 14794 t fired, .
Time elapsed: 2434 secs. Pages in use: 94
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/98 1/5 DLCflexbar-PT-2b-CTLFireability-10 22761 m, 412 m/sec, 24046 t fired, .
60 LTL EXCL 20/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 10577 m, 285 m/sec, 17089 t fired, .
Time elapsed: 2439 secs. Pages in use: 94
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/98 1/5 DLCflexbar-PT-2b-CTLFireability-10 24753 m, 398 m/sec, 26350 t fired, .
60 LTL EXCL 25/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 12131 m, 310 m/sec, 19659 t fired, .
Time elapsed: 2444 secs. Pages in use: 94
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/98 1/5 DLCflexbar-PT-2b-CTLFireability-10 25924 m, 234 m/sec, 27586 t fired, .
60 LTL EXCL 30/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 13558 m, 285 m/sec, 22232 t fired, .
Time elapsed: 2449 secs. Pages in use: 94
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/98 1/5 DLCflexbar-PT-2b-CTLFireability-10 27034 m, 222 m/sec, 28756 t fired, .
60 LTL EXCL 35/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 15276 m, 343 m/sec, 25015 t fired, .
Time elapsed: 2454 secs. Pages in use: 94
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/98 1/5 DLCflexbar-PT-2b-CTLFireability-10 28089 m, 211 m/sec, 29876 t fired, .
60 LTL EXCL 40/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 16968 m, 338 m/sec, 27789 t fired, .
Time elapsed: 2459 secs. Pages in use: 94
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/98 1/5 DLCflexbar-PT-2b-CTLFireability-10 29174 m, 217 m/sec, 31011 t fired, .
60 LTL EXCL 45/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 18696 m, 345 m/sec, 30634 t fired, .
Time elapsed: 2464 secs. Pages in use: 94
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/98 1/5 DLCflexbar-PT-2b-CTLFireability-10 30305 m, 226 m/sec, 32218 t fired, .
60 LTL EXCL 50/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 20238 m, 308 m/sec, 33127 t fired, .
Time elapsed: 2469 secs. Pages in use: 94
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/98 1/5 DLCflexbar-PT-2b-CTLFireability-10 31350 m, 209 m/sec, 33330 t fired, .
60 LTL EXCL 55/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 21841 m, 320 m/sec, 35731 t fired, .
Time elapsed: 2474 secs. Pages in use: 94
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/98 2/5 DLCflexbar-PT-2b-CTLFireability-10 32887 m, 307 m/sec, 34940 t fired, .
60 LTL EXCL 60/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 23216 m, 275 m/sec, 37963 t fired, .
Time elapsed: 2479 secs. Pages in use: 96
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/98 2/5 DLCflexbar-PT-2b-CTLFireability-10 34362 m, 295 m/sec, 36510 t fired, .
60 LTL EXCL 65/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 24711 m, 299 m/sec, 40419 t fired, .
Time elapsed: 2484 secs. Pages in use: 96
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/98 2/5 DLCflexbar-PT-2b-CTLFireability-10 35997 m, 327 m/sec, 38246 t fired, .
60 LTL EXCL 70/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 26417 m, 341 m/sec, 43241 t fired, .
Time elapsed: 2489 secs. Pages in use: 96
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/98 2/5 DLCflexbar-PT-2b-CTLFireability-10 37211 m, 242 m/sec, 39534 t fired, .
60 LTL EXCL 75/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 27660 m, 248 m/sec, 45244 t fired, .
Time elapsed: 2494 secs. Pages in use: 96
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 80/98 2/5 DLCflexbar-PT-2b-CTLFireability-10 38796 m, 317 m/sec, 41210 t fired, .
60 LTL EXCL 80/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 29201 m, 308 m/sec, 47789 t fired, .
Time elapsed: 2499 secs. Pages in use: 97
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 85/98 2/5 DLCflexbar-PT-2b-CTLFireability-10 40556 m, 352 m/sec, 43052 t fired, .
60 LTL EXCL 85/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 30844 m, 328 m/sec, 50414 t fired, .
Time elapsed: 2504 secs. Pages in use: 97
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 90/98 2/5 DLCflexbar-PT-2b-CTLFireability-10 42197 m, 328 m/sec, 44777 t fired, .
60 LTL EXCL 90/90 1/5 DLCflexbar-PT-2b-CTLFireability-07 32376 m, 306 m/sec, 52950 t fired, .
Time elapsed: 2509 secs. Pages in use: 97
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 95/98 2/5 DLCflexbar-PT-2b-CTLFireability-10 43683 m, 297 m/sec, 46352 t fired, .
Time elapsed: 2514 secs. Pages in use: 97
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 1086 sec
lola: memory limit: 5 pages
lola: CANCELED task # 43 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-10 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 1 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 5/1086 1/5 DLCflexbar-PT-2b-CTLFireability-07 4447 m, -5585 m/sec, 7103 t fired, .
Time elapsed: 2519 secs. Pages in use: 100
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-2b-CTLFireability-10
lola: time limit : 1081 sec
lola: memory limit: 5 pages
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 0/1081 1/5 DLCflexbar-PT-2b-CTLFireability-10 98 m, -8717 m/sec, 98 t fired, .
Time elapsed: 2757 secs. Pages in use: 103
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 843 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/70 1/5 DLCflexbar-PT-2b-CTLFireability-10 11805 m, 2341 m/sec, 12412 t fired, .
60 LTL EXCL 5/843 1/5 DLCflexbar-PT-2b-CTLFireability-07 4145 m, -60 m/sec, 6614 t fired, .
Time elapsed: 2762 secs. Pages in use: 112
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/70 1/5 DLCflexbar-PT-2b-CTLFireability-10 15496 m, 738 m/sec, 16285 t fired, .
60 LTL EXCL 10/64 1/5 DLCflexbar-PT-2b-CTLFireability-07 8307 m, 832 m/sec, 13396 t fired, .
Time elapsed: 2767 secs. Pages in use: 112
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/70 1/5 DLCflexbar-PT-2b-CTLFireability-10 18596 m, 620 m/sec, 19592 t fired, .
60 LTL EXCL 15/64 1/5 DLCflexbar-PT-2b-CTLFireability-07 11884 m, 715 m/sec, 19253 t fired, .
Time elapsed: 2772 secs. Pages in use: 112
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/70 1/5 DLCflexbar-PT-2b-CTLFireability-10 21305 m, 541 m/sec, 22472 t fired, .
60 LTL EXCL 20/64 1/5 DLCflexbar-PT-2b-CTLFireability-07 13466 m, 316 m/sec, 22079 t fired, .
Time elapsed: 2777 secs. Pages in use: 113
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/70 1/5 DLCflexbar-PT-2b-CTLFireability-10 24578 m, 654 m/sec, 26168 t fired, .
60 LTL EXCL 25/64 1/5 DLCflexbar-PT-2b-CTLFireability-07 14270 m, 160 m/sec, 23373 t fired, .
Time elapsed: 2782 secs. Pages in use: 113
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/70 1/5 DLCflexbar-PT-2b-CTLFireability-10 26232 m, 330 m/sec, 27909 t fired, .
60 LTL EXCL 30/64 1/5 DLCflexbar-PT-2b-CTLFireability-07 15635 m, 273 m/sec, 25611 t fired, .
Time elapsed: 2787 secs. Pages in use: 114
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/70 1/5 DLCflexbar-PT-2b-CTLFireability-10 27182 m, 190 m/sec, 28917 t fired, .
60 LTL EXCL 35/64 1/5 DLCflexbar-PT-2b-CTLFireability-07 16737 m, 220 m/sec, 27416 t fired, .
Time elapsed: 2792 secs. Pages in use: 114
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/70 1/5 DLCflexbar-PT-2b-CTLFireability-10 28558 m, 275 m/sec, 30366 t fired, .
60 LTL EXCL 40/64 1/5 DLCflexbar-PT-2b-CTLFireability-07 17921 m, 236 m/sec, 29384 t fired, .
Time elapsed: 2797 secs. Pages in use: 114
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/70 1/5 DLCflexbar-PT-2b-CTLFireability-10 29733 m, 235 m/sec, 31596 t fired, .
60 LTL EXCL 45/64 1/5 DLCflexbar-PT-2b-CTLFireability-07 19276 m, 271 m/sec, 31572 t fired, .
Time elapsed: 2802 secs. Pages in use: 114
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/70 2/5 DLCflexbar-PT-2b-CTLFireability-10 31413 m, 336 m/sec, 33397 t fired, .
60 LTL EXCL 50/64 1/5 DLCflexbar-PT-2b-CTLFireability-07 20423 m, 229 m/sec, 33440 t fired, .
Time elapsed: 2807 secs. Pages in use: 115
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/70 2/5 DLCflexbar-PT-2b-CTLFireability-10 33899 m, 497 m/sec, 36025 t fired, .
60 LTL EXCL 55/64 1/5 DLCflexbar-PT-2b-CTLFireability-07 21465 m, 208 m/sec, 35131 t fired, .
Time elapsed: 2812 secs. Pages in use: 115
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/70 2/5 DLCflexbar-PT-2b-CTLFireability-10 36578 m, 535 m/sec, 38864 t fired, .
60 LTL EXCL 60/64 1/5 DLCflexbar-PT-2b-CTLFireability-07 22575 m, 222 m/sec, 36919 t fired, .
Time elapsed: 2817 secs. Pages in use: 115
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/70 2/5 DLCflexbar-PT-2b-CTLFireability-10 38594 m, 403 m/sec, 40998 t fired, .
Time elapsed: 2822 secs. Pages in use: 115
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 778 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/70 2/5 DLCflexbar-PT-2b-CTLFireability-10 40962 m, 473 m/sec, 43476 t fired, .
60 LTL EXCL 4/778 1/5 DLCflexbar-PT-2b-CTLFireability-07 3493 m, -3816 m/sec, 5558 t fired, .
Time elapsed: 2827 secs. Pages in use: 117
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-10 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 1 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 LTL EXCL 9/59 1/5 DLCflexbar-PT-2b-CTLFireability-07 8182 m, 937 m/sec, 13178 t fired, .
Time elapsed: 2832 secs. Pages in use: 117
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-2b-CTLFireability-10
lola: time limit : 768 sec
lola: memory limit: 5 pages
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 0/768 1/5 DLCflexbar-PT-2b-CTLFireability-10 399 m, -8112 m/sec, 406 t fired, .
Time elapsed: 3140 secs. Pages in use: 120
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 460 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/38 1/5 DLCflexbar-PT-2b-CTLFireability-10 4550 m, 830 m/sec, 4759 t fired, .
60 LTL EXCL 5/460 1/5 DLCflexbar-PT-2b-CTLFireability-07 1220 m, -1392 m/sec, 1863 t fired, .
Time elapsed: 3145 secs. Pages in use: 132
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/38 1/5 DLCflexbar-PT-2b-CTLFireability-10 8203 m, 730 m/sec, 8599 t fired, .
60 LTL EXCL 10/35 1/5 DLCflexbar-PT-2b-CTLFireability-07 3383 m, 432 m/sec, 5376 t fired, .
Time elapsed: 3150 secs. Pages in use: 134
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/38 1/5 DLCflexbar-PT-2b-CTLFireability-10 12290 m, 817 m/sec, 12922 t fired, .
60 LTL EXCL 15/35 1/5 DLCflexbar-PT-2b-CTLFireability-07 5091 m, 341 m/sec, 8147 t fired, .
Time elapsed: 3155 secs. Pages in use: 134
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/38 1/5 DLCflexbar-PT-2b-CTLFireability-10 15443 m, 630 m/sec, 16230 t fired, .
60 LTL EXCL 20/35 1/5 DLCflexbar-PT-2b-CTLFireability-07 7428 m, 467 m/sec, 11945 t fired, .
Time elapsed: 3160 secs. Pages in use: 134
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/38 1/5 DLCflexbar-PT-2b-CTLFireability-10 18997 m, 710 m/sec, 20017 t fired, .
60 LTL EXCL 25/35 1/5 DLCflexbar-PT-2b-CTLFireability-07 9308 m, 376 m/sec, 15041 t fired, .
Time elapsed: 3165 secs. Pages in use: 136
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/38 1/5 DLCflexbar-PT-2b-CTLFireability-10 22478 m, 696 m/sec, 23733 t fired, .
60 LTL EXCL 30/35 1/5 DLCflexbar-PT-2b-CTLFireability-07 11269 m, 392 m/sec, 18217 t fired, .
Time elapsed: 3170 secs. Pages in use: 136
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/38 1/5 DLCflexbar-PT-2b-CTLFireability-10 25348 m, 574 m/sec, 26982 t fired, .
60 LTL EXCL 35/35 1/5 DLCflexbar-PT-2b-CTLFireability-07 13745 m, 495 m/sec, 22529 t fired, .
Time elapsed: 3175 secs. Pages in use: 136
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-10 (local timeout)
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 1 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3180 secs. Pages in use: 136
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 DLCflexbar-PT-2b-CTLFireability-08
lola: time limit : 38 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 420 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-2b-CTLFireability-10
lola: time limit : 419 sec
lola: memory limit: 5 pages
lola: CANCELED task # 37 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-08 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 1 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 0/419 1/5 DLCflexbar-PT-2b-CTLFireability-10 234 m, -5022 m/sec, 239 t fired, .
60 LTL EXCL 409/420 1/5 DLCflexbar-PT-2b-CTLFireability-07 176 m, -2713 m/sec, 177 t fired, .
Time elapsed: 3589 secs. Pages in use: 139
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 DLCflexbar-PT-2b-CTLFireability-08
lola: time limit : 11 sec
lola: memory limit: 5 pages
lola: CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 0 0 2 1 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 0/11 0/5 DLCflexbar-PT-2b-CTLFireability-08 --
43 CTL EXCL 5/419 1/5 DLCflexbar-PT-2b-CTLFireability-10 16386 m, 3230 m/sec, 17217 t fired, .
Time elapsed: 3594 secs. Pages in use: 155
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 29 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 6 sec
lola: memory limit: 5 pages
lola: CANCELED task # 43 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-10 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CONJ 0 2 0 0 4 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: AGEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-10: CTL 0 0 0 0 1 1 0 0
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/11 1/5 DLCflexbar-PT-2b-CTLFireability-08 4936 m, 987 m/sec, 5027 t fired, .
60 LTL EXCL 5/6 1/5 DLCflexbar-PT-2b-CTLFireability-07 672 m, 99 m/sec, 965 t fired, .
Time elapsed: 3599 secs. Pages in use: 157
# running tasks: 3 of 4 Visible: 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-2b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-2b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r061-tall-162038392800170"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-2b.tgz
mv DLCflexbar-PT-2b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;