fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r042-oct2-162038287700074
Last Updated
Jun 28, 2021

About the Execution of LoLA for CircularTrains-PT-096

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2424.239 85554.00 81916.00 39.90 FFTFF??T??FTFTTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fko/mcc2021-input.r042-oct2-162038287700074.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fko/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is CircularTrains-PT-096, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r042-oct2-162038287700074
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 428K
-rw-r--r-- 1 mcc users 13K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 101K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 13K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 86K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Mar 28 15:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Mar 28 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 28 15:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 28 15:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Mar 23 03:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 23 03:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 22 12:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 13K Mar 22 12:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 4 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 73K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CircularTrains-PT-096-CTLFireability-00
FORMULA_NAME CircularTrains-PT-096-CTLFireability-01
FORMULA_NAME CircularTrains-PT-096-CTLFireability-02
FORMULA_NAME CircularTrains-PT-096-CTLFireability-03
FORMULA_NAME CircularTrains-PT-096-CTLFireability-04
FORMULA_NAME CircularTrains-PT-096-CTLFireability-05
FORMULA_NAME CircularTrains-PT-096-CTLFireability-06
FORMULA_NAME CircularTrains-PT-096-CTLFireability-07
FORMULA_NAME CircularTrains-PT-096-CTLFireability-08
FORMULA_NAME CircularTrains-PT-096-CTLFireability-09
FORMULA_NAME CircularTrains-PT-096-CTLFireability-10
FORMULA_NAME CircularTrains-PT-096-CTLFireability-11
FORMULA_NAME CircularTrains-PT-096-CTLFireability-12
FORMULA_NAME CircularTrains-PT-096-CTLFireability-13
FORMULA_NAME CircularTrains-PT-096-CTLFireability-14
FORMULA_NAME CircularTrains-PT-096-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620751393379

starting LoLA
BK_INPUT CircularTrains-PT-096
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA CircularTrains-PT-096-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircularTrains-PT-096-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircularTrains-PT-096-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircularTrains-PT-096-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircularTrains-PT-096-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircularTrains-PT-096-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircularTrains-PT-096-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircularTrains-PT-096-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircularTrains-PT-096-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircularTrains-PT-096-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircularTrains-PT-096-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircularTrains-PT-096-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620751478933

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 1 (type EXCL) for 0 CircularTrains-PT-096-CTLFireability-00
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 1 (type EXCL) for CircularTrains-PT-096-CTLFireability-00
lola: result : false
lola: markings : 803
lola: fired transitions : 802
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 CircularTrains-PT-096-CTLFireability-03
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 10 (type EXCL) for CircularTrains-PT-096-CTLFireability-03
lola: result : false
lola: markings : 833
lola: fired transitions : 1993
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 CircularTrains-PT-096-CTLFireability-05
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
CircularTrains-PT-096-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
CircularTrains-PT-096-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/225 7/32 CircularTrains-PT-096-CTLFireability-05 1491809 m, 298361 m/sec, 3161873 t fired, .

Time elapsed: 5 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
CircularTrains-PT-096-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
CircularTrains-PT-096-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/225 13/32 CircularTrains-PT-096-CTLFireability-05 2821537 m, 265945 m/sec, 6182223 t fired, .

Time elapsed: 10 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
CircularTrains-PT-096-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
CircularTrains-PT-096-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/225 18/32 CircularTrains-PT-096-CTLFireability-05 4016259 m, 238944 m/sec, 8960157 t fired, .

Time elapsed: 15 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
CircularTrains-PT-096-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
CircularTrains-PT-096-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/225 23/32 CircularTrains-PT-096-CTLFireability-05 5191349 m, 235018 m/sec, 11740732 t fired, .

Time elapsed: 20 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
CircularTrains-PT-096-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
CircularTrains-PT-096-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/225 28/32 CircularTrains-PT-096-CTLFireability-05 6352428 m, 232215 m/sec, 14515880 t fired, .

Time elapsed: 25 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for CircularTrains-PT-096-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
CircularTrains-PT-096-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
CircularTrains-PT-096-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 CircularTrains-PT-096-CTLFireability-15
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for CircularTrains-PT-096-CTLFireability-15
lola: result : false
lola: markings : 167
lola: fired transitions : 802
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 CircularTrains-PT-096-CTLFireability-14
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for CircularTrains-PT-096-CTLFireability-14
lola: result : true
lola: markings : 9333
lola: fired transitions : 9790
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 CircularTrains-PT-096-CTLFireability-13
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for CircularTrains-PT-096-CTLFireability-13
lola: result : true
lola: markings : 26506
lola: fired transitions : 29293
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 40 CircularTrains-PT-096-CTLFireability-12
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for CircularTrains-PT-096-CTLFireability-12
lola: result : false
lola: markings : 851
lola: fired transitions : 2540
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 33 CircularTrains-PT-096-CTLFireability-11
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for CircularTrains-PT-096-CTLFireability-11
lola: result : true
lola: markings : 4150
lola: fired transitions : 4636
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 CircularTrains-PT-096-CTLFireability-08
lola: time limit : 446 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker
CircularTrains-PT-096-CTLFireability-11: DISJ true CTL model checker
CircularTrains-PT-096-CTLFireability-12: CONJ false CTL model checker
CircularTrains-PT-096-CTLFireability-13: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-14: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/446 17/32 CircularTrains-PT-096-CTLFireability-08 3815037 m, 763007 m/sec, 4810259 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for CircularTrains-PT-096-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker
CircularTrains-PT-096-CTLFireability-11: DISJ true CTL model checker
CircularTrains-PT-096-CTLFireability-12: CONJ false CTL model checker
CircularTrains-PT-096-CTLFireability-13: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-14: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 CircularTrains-PT-096-CTLFireability-07
lola: time limit : 508 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for CircularTrains-PT-096-CTLFireability-07
lola: result : true
lola: markings : 1570
lola: fired transitions : 2472
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 CircularTrains-PT-096-CTLFireability-04
lola: time limit : 593 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for CircularTrains-PT-096-CTLFireability-04
lola: result : false
lola: markings : 1156
lola: fired transitions : 1633
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 CircularTrains-PT-096-CTLFireability-02
lola: time limit : 712 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for CircularTrains-PT-096-CTLFireability-02
lola: result : true
lola: markings : 6173
lola: fired transitions : 18368
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 CircularTrains-PT-096-CTLFireability-01
lola: time limit : 890 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for CircularTrains-PT-096-CTLFireability-01
lola: result : false
lola: markings : 824
lola: fired transitions : 825
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 30 CircularTrains-PT-096-CTLFireability-10
lola: time limit : 1186 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for CircularTrains-PT-096-CTLFireability-10
lola: result : true
lola: markings : 881
lola: fired transitions : 881
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 CircularTrains-PT-096-CTLFireability-09
lola: time limit : 1780 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-01: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-02: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker
CircularTrains-PT-096-CTLFireability-04: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-07: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-10: AGAF false state space /EFEG
CircularTrains-PT-096-CTLFireability-11: DISJ true CTL model checker
CircularTrains-PT-096-CTLFireability-12: CONJ false CTL model checker
CircularTrains-PT-096-CTLFireability-13: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-14: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/1780 10/32 CircularTrains-PT-096-CTLFireability-09 2028261 m, 405652 m/sec, 2932064 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-01: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-02: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker
CircularTrains-PT-096-CTLFireability-04: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-07: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-10: AGAF false state space /EFEG
CircularTrains-PT-096-CTLFireability-11: DISJ true CTL model checker
CircularTrains-PT-096-CTLFireability-12: CONJ false CTL model checker
CircularTrains-PT-096-CTLFireability-13: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-14: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/1780 17/32 CircularTrains-PT-096-CTLFireability-09 3668027 m, 327953 m/sec, 5460214 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-01: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-02: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker
CircularTrains-PT-096-CTLFireability-04: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-07: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-10: AGAF false state space /EFEG
CircularTrains-PT-096-CTLFireability-11: DISJ true CTL model checker
CircularTrains-PT-096-CTLFireability-12: CONJ false CTL model checker
CircularTrains-PT-096-CTLFireability-13: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-14: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/1780 24/32 CircularTrains-PT-096-CTLFireability-09 5261934 m, 318781 m/sec, 8002243 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-01: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-02: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker
CircularTrains-PT-096-CTLFireability-04: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-07: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-10: AGAF false state space /EFEG
CircularTrains-PT-096-CTLFireability-11: DISJ true CTL model checker
CircularTrains-PT-096-CTLFireability-12: CONJ false CTL model checker
CircularTrains-PT-096-CTLFireability-13: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-14: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/1780 32/32 CircularTrains-PT-096-CTLFireability-09 6963948 m, 340402 m/sec, 10743679 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for CircularTrains-PT-096-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-01: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-02: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker
CircularTrains-PT-096-CTLFireability-04: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-07: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-10: AGAF false state space /EFEG
CircularTrains-PT-096-CTLFireability-11: DISJ true CTL model checker
CircularTrains-PT-096-CTLFireability-12: CONJ false CTL model checker
CircularTrains-PT-096-CTLFireability-13: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-14: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 CircularTrains-PT-096-CTLFireability-06
lola: time limit : 3535 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-01: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-02: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker
CircularTrains-PT-096-CTLFireability-04: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-07: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-10: AGAF false state space /EFEG
CircularTrains-PT-096-CTLFireability-11: DISJ true CTL model checker
CircularTrains-PT-096-CTLFireability-12: CONJ false CTL model checker
CircularTrains-PT-096-CTLFireability-13: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-14: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/3535 11/32 CircularTrains-PT-096-CTLFireability-06 2208861 m, 441772 m/sec, 5186704 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-01: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-02: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker
CircularTrains-PT-096-CTLFireability-04: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-07: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-10: AGAF false state space /EFEG
CircularTrains-PT-096-CTLFireability-11: DISJ true CTL model checker
CircularTrains-PT-096-CTLFireability-12: CONJ false CTL model checker
CircularTrains-PT-096-CTLFireability-13: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-14: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/3535 20/32 CircularTrains-PT-096-CTLFireability-06 4187412 m, 395710 m/sec, 9995693 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-01: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-02: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker
CircularTrains-PT-096-CTLFireability-04: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-07: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-10: AGAF false state space /EFEG
CircularTrains-PT-096-CTLFireability-11: DISJ true CTL model checker
CircularTrains-PT-096-CTLFireability-12: CONJ false CTL model checker
CircularTrains-PT-096-CTLFireability-13: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-14: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/3535 28/32 CircularTrains-PT-096-CTLFireability-06 6031190 m, 368755 m/sec, 14498327 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for CircularTrains-PT-096-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-01: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-02: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker
CircularTrains-PT-096-CTLFireability-04: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-07: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-10: AGAF false state space /EFEG
CircularTrains-PT-096-CTLFireability-11: DISJ true CTL model checker
CircularTrains-PT-096-CTLFireability-12: CONJ false CTL model checker
CircularTrains-PT-096-CTLFireability-13: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-14: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircularTrains-PT-096-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircularTrains-PT-096-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircularTrains-PT-096-CTLFireability-00: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-01: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-02: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-03: AFAG false CTL model checker
CircularTrains-PT-096-CTLFireability-04: CTL false CTL model checker
CircularTrains-PT-096-CTLFireability-05: CTL unknown AGGR
CircularTrains-PT-096-CTLFireability-06: CTL unknown AGGR
CircularTrains-PT-096-CTLFireability-07: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-08: CTL unknown AGGR
CircularTrains-PT-096-CTLFireability-09: CTL unknown AGGR
CircularTrains-PT-096-CTLFireability-10: AGAF false state space /EFEG
CircularTrains-PT-096-CTLFireability-11: DISJ true CTL model checker
CircularTrains-PT-096-CTLFireability-12: CONJ false CTL model checker
CircularTrains-PT-096-CTLFireability-13: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-14: CTL true CTL model checker
CircularTrains-PT-096-CTLFireability-15: CTL false CTL model checker


Time elapsed: 85 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircularTrains-PT-096"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is CircularTrains-PT-096, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r042-oct2-162038287700074"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CircularTrains-PT-096.tgz
mv CircularTrains-PT-096 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;