Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fko/mcc2021-input.r042-oct2-162038287600026.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fko/mcc2021-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is CircadianClock-PT-001000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r042-oct2-162038287600026
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 408K
-rw-r--r-- 1 mcc users 11K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 103K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 16K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 119K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Mar 28 15:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Mar 28 15:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Mar 28 15:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 15:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Mar 23 03:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K Mar 23 03:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.4K Mar 22 12:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 21K Mar 22 12:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 22 09:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 7 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 11K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-00
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-01
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-02
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-03
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-04
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-05
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-06
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-07
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-08
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-09
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-10
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-11
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-12
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-13
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-14
FORMULA_NAME CircadianClock-PT-001000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1620751393434

starting LoLA
BK_INPUT CircadianClock-PT-001000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability

FORMULA CircadianClock-PT-001000-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-001000-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620751598954

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:463
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 9 (type EXCL) for 6 CircadianClock-PT-001000-CTLFireability-02
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 1 0 3 0 0 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 5/200 20/32 CircadianClock-PT-001000-CTLFireability-02 4892809 m, 978561 m/sec, 9782137 t fired, .

Time elapsed: 5 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 9 (type EXCL) for CircadianClock-PT-001000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 CircadianClock-PT-001000-CTLFireability-15
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for CircadianClock-PT-001000-CTLFireability-15
lola: result : true
lola: markings : 2004004
lola: fired transitions : 3505008
lola: time used : 2.000000
lola: memory pages used : 9
lola: LAUNCH task # 51 (type EXCL) for 50 CircadianClock-PT-001000-CTLFireability-14
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for CircadianClock-PT-001000-CTLFireability-14
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 CircadianClock-PT-001000-CTLFireability-13
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for CircadianClock-PT-001000-CTLFireability-13
lola: result : true
lola: markings : 1002
lola: fired transitions : 1005
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 CircadianClock-PT-001000-CTLFireability-12
lola: time limit : 256 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 3/256 8/32 CircadianClock-PT-001000-CTLFireability-12 1799492 m, 359898 m/sec, 5095167 t fired, .

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 8/256 29/32 CircadianClock-PT-001000-CTLFireability-12 6809573 m, 1002016 m/sec, 15112776 t fired, .

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for CircadianClock-PT-001000-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 CircadianClock-PT-001000-CTLFireability-11
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for CircadianClock-PT-001000-CTLFireability-11
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 CircadianClock-PT-001000-CTLFireability-10
lola: time limit : 297 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/297 7/32 CircadianClock-PT-001000-CTLFireability-10 1518002 m, 303600 m/sec, 8598984 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/297 12/32 CircadianClock-PT-001000-CTLFireability-10 2811003 m, 258600 m/sec, 16357799 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/297 17/32 CircadianClock-PT-001000-CTLFireability-10 4069068 m, 251613 m/sec, 23905549 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/297 23/32 CircadianClock-PT-001000-CTLFireability-10 5300008 m, 246188 m/sec, 31289119 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/297 28/32 CircadianClock-PT-001000-CTLFireability-10 6525830 m, 245164 m/sec, 38646559 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 39 (type EXCL) for CircadianClock-PT-001000-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 32 CircadianClock-PT-001000-CTLFireability-08
lola: time limit : 322 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/322 9/32 CircadianClock-PT-001000-CTLFireability-08 2082367 m, 416473 m/sec, 8908308 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/322 16/32 CircadianClock-PT-001000-CTLFireability-08 3679767 m, 319480 m/sec, 16896103 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/322 22/32 CircadianClock-PT-001000-CTLFireability-08 5241731 m, 312392 m/sec, 24704220 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/322 29/32 CircadianClock-PT-001000-CTLFireability-08 6790011 m, 309656 m/sec, 32442218 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for CircadianClock-PT-001000-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 30 (type EXCL) for 29 CircadianClock-PT-001000-CTLFireability-07
lola: time limit : 352 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/352 22/32 CircadianClock-PT-001000-CTLFireability-07 5286448 m, 1057289 m/sec, 10068365 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for CircadianClock-PT-001000-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 24 (type EXCL) for 23 CircadianClock-PT-001000-CTLFireability-05
lola: time limit : 390 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/390 21/32 CircadianClock-PT-001000-CTLFireability-05 4964678 m, 992935 m/sec, 9426455 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 24 (type EXCL) for CircadianClock-PT-001000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 21 (type EXCL) for 20 CircadianClock-PT-001000-CTLFireability-04
lola: time limit : 437 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/437 7/32 CircadianClock-PT-001000-CTLFireability-04 1699395 m, 339879 m/sec, 10886563 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/437 16/32 CircadianClock-PT-001000-CTLFireability-04 3822060 m, 424533 m/sec, 20981766 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/437 29/32 CircadianClock-PT-001000-CTLFireability-04 6844398 m, 604467 m/sec, 30913963 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 21 (type EXCL) for CircadianClock-PT-001000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 18 (type EXCL) for 17 CircadianClock-PT-001000-CTLFireability-03
lola: time limit : 497 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/497 23/32 CircadianClock-PT-001000-CTLFireability-03 5301997 m, 1060399 m/sec, 10099920 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 18 (type EXCL) for CircadianClock-PT-001000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 2 0 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 15 (type EXCL) for 6 CircadianClock-PT-001000-CTLFireability-02
lola: time limit : 578 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 1 1 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 5/578 12/32 CircadianClock-PT-001000-CTLFireability-02 2799395 m, 559879 m/sec, 5096587 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 1 1 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 10/578 22/32 CircadianClock-PT-001000-CTLFireability-02 5063727 m, 452866 m/sec, 9622749 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 1 1 0 3 0 1 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 15/578 31/32 CircadianClock-PT-001000-CTLFireability-02 7297903 m, 446835 m/sec, 14090616 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 15 (type EXCL) for CircadianClock-PT-001000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 CircadianClock-PT-001000-CTLFireability-00
lola: time limit : 690 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 5/690 21/32 CircadianClock-PT-001000-CTLFireability-00 5468719 m, 1093743 m/sec, 10933326 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for CircadianClock-PT-001000-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 1 0 0 3 0 2 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 6 CircadianClock-PT-001000-CTLFireability-02
lola: time limit : 860 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for CircadianClock-PT-001000-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 CircadianClock-PT-001000-CTLFireability-09
lola: time limit : 1146 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 0 0 0 4 0 2 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/1146 23/32 CircadianClock-PT-001000-CTLFireability-09 5399226 m, 1079845 m/sec, 10294756 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for CircadianClock-PT-001000-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 0 0 0 4 0 2 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 26 CircadianClock-PT-001000-CTLFireability-06
lola: time limit : 1715 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 0 0 0 4 0 2 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/1715 14/32 CircadianClock-PT-001000-CTLFireability-06 3179870 m, 635974 m/sec, 12216099 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 0 0 0 4 0 2 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/1715 26/32 CircadianClock-PT-001000-CTLFireability-06 6010012 m, 566028 m/sec, 23533587 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for CircadianClock-PT-001000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 0 0 0 4 0 2 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 CircadianClock-PT-001000-CTLFireability-01
lola: time limit : 3415 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 0 0 0 4 0 2 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3415 10/32 CircadianClock-PT-001000-CTLFireability-01 2412495 m, 482499 m/sec, 12836599 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 0 0 0 4 0 2 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3415 17/32 CircadianClock-PT-001000-CTLFireability-01 4005007 m, 318502 m/sec, 25034915 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 0 0 0 4 0 2 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/3415 26/32 CircadianClock-PT-001000-CTLFireability-01 6009008 m, 400800 m/sec, 36735174 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for CircadianClock-PT-001000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-001000-CTLFireability-00: AGEF 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-02: DISJ 0 0 0 0 4 0 2 0
CircadianClock-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
CircadianClock-PT-001000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-001000-CTLFireability-00: AGEF unknown AGGR
CircadianClock-PT-001000-CTLFireability-01: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-02: DISJ unknown DISJ
CircadianClock-PT-001000-CTLFireability-03: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-04: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-05: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-06: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-07: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-08: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-09: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-10: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-11: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-12: CTL unknown AGGR
CircadianClock-PT-001000-CTLFireability-13: CTL true CTL model checker
CircadianClock-PT-001000-CTLFireability-14: CTL false CTL model checker
CircadianClock-PT-001000-CTLFireability-15: CTL true CTL model checker


Time elapsed: 205 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-001000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is CircadianClock-PT-001000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r042-oct2-162038287600026"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-001000.tgz
mv CircadianClock-PT-001000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;