About the Execution of LoLA for BART-COL-060
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16237.256 | 2149467.00 | 2170103.00 | 4896.30 | F?T?T???FFTT?TFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r004-tall-162037986300588.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is BART-COL-060, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037986300588
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 12K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 93K May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.7K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Mar 28 15:46 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Mar 28 15:46 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Mar 28 15:46 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Mar 28 15:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.1K Mar 23 02:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 23 02:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Mar 22 10:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 22 10:59 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 22 09:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 4 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 219K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-060-CTLFireability-00
FORMULA_NAME BART-COL-060-CTLFireability-01
FORMULA_NAME BART-COL-060-CTLFireability-02
FORMULA_NAME BART-COL-060-CTLFireability-03
FORMULA_NAME BART-COL-060-CTLFireability-04
FORMULA_NAME BART-COL-060-CTLFireability-05
FORMULA_NAME BART-COL-060-CTLFireability-06
FORMULA_NAME BART-COL-060-CTLFireability-07
FORMULA_NAME BART-COL-060-CTLFireability-08
FORMULA_NAME BART-COL-060-CTLFireability-09
FORMULA_NAME BART-COL-060-CTLFireability-10
FORMULA_NAME BART-COL-060-CTLFireability-11
FORMULA_NAME BART-COL-060-CTLFireability-12
FORMULA_NAME BART-COL-060-CTLFireability-13
FORMULA_NAME BART-COL-060-CTLFireability-14
FORMULA_NAME BART-COL-060-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620733505138
starting LoLA
BK_INPUT BART-COL-060
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA BART-COL-060-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-060-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-060-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-060-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-060-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-060-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-060-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-060-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-060-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-060-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620735654605
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:231
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: ASSUMEDDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 48 (type SKEL/SRCH) for 9 BART-COL-060-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 48 (type SKEL/SRCH) for BART-COL-060-CTLFireability-03
lola: result : false
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH INITIAL
lola: LAUNCH task # 2 (type SKEL/CNST) for 0 BART-COL-060-CTLFireability-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 8 (type SKEL/CNST) for 6 BART-COL-060-CTLFireability-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 14 (type SKEL/CNST) for 12 BART-COL-060-CTLFireability-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 29 (type SKEL/CNST) for 27 BART-COL-060-CTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 32 (type SKEL/CNST) for 30 BART-COL-060-CTLFireability-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 41 (type SKEL/CNST) for 39 BART-COL-060-CTLFireability-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 14 (type SKEL/CNST) for BART-COL-060-CTLFireability-04
lola: result : true
lola: FINISHED task # 41 (type SKEL/CNST) for BART-COL-060-CTLFireability-13
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 44 (type SKEL/CNST) for 42 BART-COL-060-CTLFireability-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 44 (type SKEL/CNST) for BART-COL-060-CTLFireability-14
lola: result : false
lola: FINISHED task # 29 (type SKEL/CNST) for BART-COL-060-CTLFireability-09
lola: result : false
lola: FINISHED task # 2 (type SKEL/CNST) for BART-COL-060-CTLFireability-00
lola: result : false
lola: TR BINDINGS
lola: FINISHED task # 8 (type SKEL/CNST) for BART-COL-060-CTLFireability-02
lola: result : true
lola: FINISHED task # 32 (type SKEL/CNST) for BART-COL-060-CTLFireability-10
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 35 (type SKEL/CNST) for 33 BART-COL-060-CTLFireability-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 35 (type SKEL/CNST) for BART-COL-060-CTLFireability-11
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 26 (type SKEL/CNST) for 24 BART-COL-060-CTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 47 (type SKEL/CNST) for 45 BART-COL-060-CTLFireability-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 26 (type SKEL/CNST) for BART-COL-060-CTLFireability-08
lola: result : false
lola: FINISHED task # 47 (type SKEL/CNST) for BART-COL-060-CTLFireability-15
lola: result : true
lola: TR BINDINGS DONE
lola: Places: 25133, Transitions: 19380
lola: @ trans TooEarly
lola: @ trans MissStation
lola: @ trans TrainStop
lola: @ trans TrainStable
lola: @ trans TrainDecc
lola: @ trans TrainAcc
lola: @ trans AtStation
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 5 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 35 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 45 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 65 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 75 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 80 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 90 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 100 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 105 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 110 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 120 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 125 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 135 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 150 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 165 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 170 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 175 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 180 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 185 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 190 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 195 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 200 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 205 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 210 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 215 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 220 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 225 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 230 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 235 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 240 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 245 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 250 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 255 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 260 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 265 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 270 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 275 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 280 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 285 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 290 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 295 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 300 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 305 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 310 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 315 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 320 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 325 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 330 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 335 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 340 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 345 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 350 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 355 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 360 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 365 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 370 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 375 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 380 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 385 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 390 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 395 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 400 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 405 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 410 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 415 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 420 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 425 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 430 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 435 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 440 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 445 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 450 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 455 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 460 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 465 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 470 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 475 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 480 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 485 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 490 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 495 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 500 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 505 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 510 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 515 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 520 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 525 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 530 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 535 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 540 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 545 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 550 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 555 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 560 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 565 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 570 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 575 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 580 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 585 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 590 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 595 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 600 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 605 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 610 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 615 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 620 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 625 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 630 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 635 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 640 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 645 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 650 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 655 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 660 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 665 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 670 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 675 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 680 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 685 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 690 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 695 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 700 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 705 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 710 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 715 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 720 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 725 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 730 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 735 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 740 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 745 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 750 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 755 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 760 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 765 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 770 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 775 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 780 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 785 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 790 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 795 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 800 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 805 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 810 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 815 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 820 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 825 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 830 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 835 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 840 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 845 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 850 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 855 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 860 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 865 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 870 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 875 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 880 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 885 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 890 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 895 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 900 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 905 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 910 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 915 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 920 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 925 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 930 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 935 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 940 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 945 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 950 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 955 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 960 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 965 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 970 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 975 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 980 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 985 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 990 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 995 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1000 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1005 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1010 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1015 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1020 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1025 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1030 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1035 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1040 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1045 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1050 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1055 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1060 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1065 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1070 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1075 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1080 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1085 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1090 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1095 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1100 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1105 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1110 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1115 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1120 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1125 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1130 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1135 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1140 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1145 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1150 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1155 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1160 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1165 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1170 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1175 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1180 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1185 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1190 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1195 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1200 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1205 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1210 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1215 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1220 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1225 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1230 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1235 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1240 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1245 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1250 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1255 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1260 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1265 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1270 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1275 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1280 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1285 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1290 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1295 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1300 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1305 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1310 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1315 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1320 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1325 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1330 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1335 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1340 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1345 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1350 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1355 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1360 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1365 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1370 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1375 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1380 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1385 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1390 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1395 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1400 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1405 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1410 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1415 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1420 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1425 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1430 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1435 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1440 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1445 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1450 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1455 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1460 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1465 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1470 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1475 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1480 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1485 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1490 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1495 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1500 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1505 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1510 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1515 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1520 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1525 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1530 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1535 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1540 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1545 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1550 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1555 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1560 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1565 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1570 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1575 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1580 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1585 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1590 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1595 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1600 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1605 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1610 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1615 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1620 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1625 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1630 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1635 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1640 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1645 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1650 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1655 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1660 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1665 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1670 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1675 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1680 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1685 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1690 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1695 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1700 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1705 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1710 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1715 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1720 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1725 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1730 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1735 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1740 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1745 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1750 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1755 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1760 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1765 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1770 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1775 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1780 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1785 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1790 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1795 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1800 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1805 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1810 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1815 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1820 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1825 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1830 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1835 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1840 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1845 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1850 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1855 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1860 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1865 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1870 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1875 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1880 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1885 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1890 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1895 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1900 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1905 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1910 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1915 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1920 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1925 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1930 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1935 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1940 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1945 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1950 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1955 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1960 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1965 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1970 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1975 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1980 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1985 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1990 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1995 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2000 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2005 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2010 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2015 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2020 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2025 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2030 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2035 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2040 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2045 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2050 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2055 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2060 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2065 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2070 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2075 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2080 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2085 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2090 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2095 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2100 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2105 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2110 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2115 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2120 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2125 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2130 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2135 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-060-CTLFireability-00: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-02: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-04: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-08: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-09: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-10: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-11: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-13: INITIAL true skeleton: preprocessing
BART-COL-060-CTLFireability-14: INITIAL false skeleton: preprocessing
BART-COL-060-CTLFireability-15: INITIAL true skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-06: INITIAL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
BART-COL-060-CTLFireability-12: INITIAL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2145 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 62: 415 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-060"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is BART-COL-060, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037986300588"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-060.tgz
mv BART-COL-060 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;