About the Execution of LoLA for AirplaneLD-PT-0100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 11738.995 | 575066.00 | 577588.00 | 1211.30 | FFFFF?FT??F??F?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2021-input.r004-tall-162037985800268.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is AirplaneLD-PT-0100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037985800268
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.8M
-rw-r--r-- 1 mcc users 459K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 1.6M May 10 09:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 207K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.3M May 10 09:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 25K Mar 28 15:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 71K Mar 28 15:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 24K Mar 28 15:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 109K Mar 28 15:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 29K Mar 23 01:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 75K Mar 23 01:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 30K Mar 22 09:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 131K Mar 22 09:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Mar 22 09:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Mar 22 09:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_col
-rw-r--r-- 1 mcc users 5 May 5 16:51 instance
-rw-r--r-- 1 mcc users 6 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 796K May 5 16:51 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-00
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-01
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-02
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-03
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-04
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-05
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-06
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-07
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-08
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-09
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-10
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-11
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-12
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-13
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-14
FORMULA_NAME AirplaneLD-PT-0100-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1620724602932
starting LoLA
BK_INPUT AirplaneLD-PT-0100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
CTLFireability
FORMULA AirplaneLD-PT-0100-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0100-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0100-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0100-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0100-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0100-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0100-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0100-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0100-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-PT-0100-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1620725177998
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 9 (type EXCL) for 0 AirplaneLD-PT-0100-CTLFireability-00
lola: time limit : 121 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 56 (type SKEL/SRCH) for 20 AirplaneLD-PT-0100-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 9 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-00
lola: result : false
lola: markings : 7
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 56 (type SKEL/SRCH) for AirplaneLD-PT-0100-CTLFireability-04
lola: result : false
lola: markings : 485
lola: fired transitions : 2277
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 12 (type EXCL) for 11 AirplaneLD-PT-0100-CTLFireability-01
lola: time limit : 148 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 12 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-01
lola: result : false
lola: markings : 6
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 30 (type EXCL) for 29 AirplaneLD-PT-0100-CTLFireability-07
lola: time limit : 148 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: RELEASE
lola: LAUNCH task # 63 (type FNDP) for 0 AirplaneLD-PT-0100-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 0 AirplaneLD-PT-0100-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SRCH) for 0 AirplaneLD-PT-0100-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 66 (type SRCH) for AirplaneLD-PT-0100-CTLFireability-00
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 63 (type FNDP) for AirplaneLD-PT-0100-CTLFireability-00
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 64 (type EQUN) for AirplaneLD-PT-0100-CTLFireability-00 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 67 (type SKEL/SRCH) for 47 AirplaneLD-PT-0100-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 67 (type SKEL/SRCH) for AirplaneLD-PT-0100-CTLFireability-13
lola: result : false
lola: markings : 47
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 30 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-07
lola: result : true
lola: markings : 61216
lola: fired transitions : 192622
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 AirplaneLD-PT-0100-CTLFireability-15
lola: time limit : 309 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-15
lola: result : false
lola: markings : 183618
lola: fired transitions : 804062
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 51 (type EXCL) for 50 AirplaneLD-PT-0100-CTLFireability-14
lola: time limit : 340 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 2/340 3/32 AirplaneLD-PT-0100-CTLFireability-14 497151 m, 99430 m/sec, 968002 t fired, .
Time elapsed: 195 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 64 (type EQUN) for AirplaneLD-PT-0100-CTLFireability-00
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 7/340 9/32 AirplaneLD-PT-0100-CTLFireability-14 1540312 m, 208632 m/sec, 3088942 t fired, .
Time elapsed: 200 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 12/340 15/32 AirplaneLD-PT-0100-CTLFireability-14 2642340 m, 220405 m/sec, 5298900 t fired, .
Time elapsed: 205 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 17/340 21/32 AirplaneLD-PT-0100-CTLFireability-14 3748738 m, 221279 m/sec, 7513394 t fired, .
Time elapsed: 210 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 22/340 28/32 AirplaneLD-PT-0100-CTLFireability-14 4850098 m, 220272 m/sec, 9719984 t fired, .
Time elapsed: 215 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 AirplaneLD-PT-0100-CTLFireability-12
lola: time limit : 375 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/375 4/32 AirplaneLD-PT-0100-CTLFireability-12 580430 m, 116086 m/sec, 2534268 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/375 7/32 AirplaneLD-PT-0100-CTLFireability-12 1130059 m, 109925 m/sec, 4984978 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/375 10/32 AirplaneLD-PT-0100-CTLFireability-12 1680950 m, 110178 m/sec, 7425678 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/375 13/32 AirplaneLD-PT-0100-CTLFireability-12 2294328 m, 122675 m/sec, 9974795 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/375 16/32 AirplaneLD-PT-0100-CTLFireability-12 2910155 m, 123165 m/sec, 12532800 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/375 20/32 AirplaneLD-PT-0100-CTLFireability-12 3525089 m, 122986 m/sec, 15087661 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/375 23/32 AirplaneLD-PT-0100-CTLFireability-12 4136390 m, 122260 m/sec, 17628974 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/375 27/32 AirplaneLD-PT-0100-CTLFireability-12 4749606 m, 122643 m/sec, 20177458 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 45/375 30/32 AirplaneLD-PT-0100-CTLFireability-12 5363300 m, 122738 m/sec, 22732995 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 AirplaneLD-PT-0100-CTLFireability-11
lola: time limit : 416 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/416 2/32 AirplaneLD-PT-0100-CTLFireability-11 332736 m, 66547 m/sec, 2429603 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/416 4/32 AirplaneLD-PT-0100-CTLFireability-11 655423 m, 64537 m/sec, 4767568 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/416 6/32 AirplaneLD-PT-0100-CTLFireability-11 967302 m, 62375 m/sec, 7124174 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/416 8/32 AirplaneLD-PT-0100-CTLFireability-11 1284789 m, 63497 m/sec, 9510505 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/416 9/32 AirplaneLD-PT-0100-CTLFireability-11 1598864 m, 62815 m/sec, 11825735 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/416 11/32 AirplaneLD-PT-0100-CTLFireability-11 1937561 m, 67739 m/sec, 14265278 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 35/416 13/32 AirplaneLD-PT-0100-CTLFireability-11 2283835 m, 69254 m/sec, 16723399 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 40/416 15/32 AirplaneLD-PT-0100-CTLFireability-11 2632165 m, 69666 m/sec, 19192688 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 45/416 17/32 AirplaneLD-PT-0100-CTLFireability-11 2978009 m, 69168 m/sec, 21673551 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 50/416 19/32 AirplaneLD-PT-0100-CTLFireability-11 3326730 m, 69744 m/sec, 24147423 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 55/416 21/32 AirplaneLD-PT-0100-CTLFireability-11 3674467 m, 69547 m/sec, 26611628 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 60/416 23/32 AirplaneLD-PT-0100-CTLFireability-11 4018985 m, 68903 m/sec, 29088680 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 65/416 25/32 AirplaneLD-PT-0100-CTLFireability-11 4366032 m, 69409 m/sec, 31548685 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 70/416 27/32 AirplaneLD-PT-0100-CTLFireability-11 4714069 m, 69607 m/sec, 34015590 t fired, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 75/416 29/32 AirplaneLD-PT-0100-CTLFireability-11 5059671 m, 69120 m/sec, 36500778 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 80/416 31/32 AirplaneLD-PT-0100-CTLFireability-11 5406234 m, 69312 m/sec, 38955466 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 39 (type EXCL) for 38 AirplaneLD-PT-0100-CTLFireability-10
lola: time limit : 463 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-10
lola: result : false
lola: markings : 367810
lola: fired transitions : 677441
lola: time used : 3.000000
lola: memory pages used : 3
lola: LAUNCH task # 33 (type EXCL) for 32 AirplaneLD-PT-0100-CTLFireability-08
lola: time limit : 540 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 2/540 2/32 AirplaneLD-PT-0100-CTLFireability-08 287806 m, 57561 m/sec, 907485 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 7/540 5/32 AirplaneLD-PT-0100-CTLFireability-08 903265 m, 123091 m/sec, 3055897 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 12/540 8/32 AirplaneLD-PT-0100-CTLFireability-08 1525053 m, 124357 m/sec, 5148871 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 17/540 12/32 AirplaneLD-PT-0100-CTLFireability-08 2214223 m, 137834 m/sec, 7414638 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 22/540 15/32 AirplaneLD-PT-0100-CTLFireability-08 2931595 m, 143474 m/sec, 9667154 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 27/540 19/32 AirplaneLD-PT-0100-CTLFireability-08 3648991 m, 143479 m/sec, 11917072 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 32/540 23/32 AirplaneLD-PT-0100-CTLFireability-08 4366885 m, 143578 m/sec, 14183755 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 37/540 26/32 AirplaneLD-PT-0100-CTLFireability-08 5090585 m, 144740 m/sec, 16464291 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 42/540 30/32 AirplaneLD-PT-0100-CTLFireability-08 5812111 m, 144305 m/sec, 18726098 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 18 (type EXCL) for 17 AirplaneLD-PT-0100-CTLFireability-03
lola: time limit : 639 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-03
lola: result : false
lola: markings : 7
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 14 AirplaneLD-PT-0100-CTLFireability-02
lola: time limit : 798 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-02
lola: result : false
lola: markings : 209
lola: fired transitions : 229
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 AirplaneLD-PT-0100-CTLFireability-09
lola: time limit : 1065 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/1065 3/32 AirplaneLD-PT-0100-CTLFireability-09 472203 m, 94440 m/sec, 2369767 t fired, .
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/1065 5/32 AirplaneLD-PT-0100-CTLFireability-09 916349 m, 88829 m/sec, 4750599 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/1065 7/32 AirplaneLD-PT-0100-CTLFireability-09 1363012 m, 89332 m/sec, 7062839 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 20/1065 10/32 AirplaneLD-PT-0100-CTLFireability-09 1837595 m, 94916 m/sec, 9478061 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 25/1065 12/32 AirplaneLD-PT-0100-CTLFireability-09 2352886 m, 103058 m/sec, 11962879 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 30/1065 15/32 AirplaneLD-PT-0100-CTLFireability-09 2872476 m, 103918 m/sec, 14455982 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 35/1065 18/32 AirplaneLD-PT-0100-CTLFireability-09 3391778 m, 103860 m/sec, 16950088 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 40/1065 20/32 AirplaneLD-PT-0100-CTLFireability-09 3911060 m, 103856 m/sec, 19445144 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 45/1065 23/32 AirplaneLD-PT-0100-CTLFireability-09 4428437 m, 103475 m/sec, 21926982 t fired, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 50/1065 26/32 AirplaneLD-PT-0100-CTLFireability-09 4946618 m, 103636 m/sec, 24425248 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 55/1065 28/32 AirplaneLD-PT-0100-CTLFireability-09 5465336 m, 103743 m/sec, 26905030 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 60/1065 31/32 AirplaneLD-PT-0100-CTLFireability-09 5979716 m, 102876 m/sec, 29397809 t fired, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 26 AirplaneLD-PT-0100-CTLFireability-06
lola: time limit : 1565 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-06
lola: result : false
lola: markings : 61215
lola: fired transitions : 357588
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 AirplaneLD-PT-0100-CTLFireability-05
lola: time limit : 3129 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 4/3129 2/32 AirplaneLD-PT-0100-CTLFireability-05 289390 m, 57878 m/sec, 1538906 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 9/3129 3/32 AirplaneLD-PT-0100-CTLFireability-05 598926 m, 61907 m/sec, 3298402 t fired, .
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 14/3129 5/32 AirplaneLD-PT-0100-CTLFireability-05 909970 m, 62208 m/sec, 5057668 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 19/3129 6/32 AirplaneLD-PT-0100-CTLFireability-05 1222112 m, 62428 m/sec, 6774393 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 24/3129 7/32 AirplaneLD-PT-0100-CTLFireability-05 1538592 m, 63296 m/sec, 8520476 t fired, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 29/3129 9/32 AirplaneLD-PT-0100-CTLFireability-05 1884354 m, 69152 m/sec, 10337683 t fired, .
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 34/3129 10/32 AirplaneLD-PT-0100-CTLFireability-05 2233492 m, 69827 m/sec, 12120844 t fired, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 39/3129 12/32 AirplaneLD-PT-0100-CTLFireability-05 2581141 m, 69529 m/sec, 13933486 t fired, .
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 44/3129 14/32 AirplaneLD-PT-0100-CTLFireability-05 2928277 m, 69427 m/sec, 15698522 t fired, .
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 49/3129 15/32 AirplaneLD-PT-0100-CTLFireability-05 3277569 m, 69858 m/sec, 17478904 t fired, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 54/3129 17/32 AirplaneLD-PT-0100-CTLFireability-05 3624406 m, 69367 m/sec, 19290557 t fired, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 59/3129 18/32 AirplaneLD-PT-0100-CTLFireability-05 3973598 m, 69838 m/sec, 21066160 t fired, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 64/3129 20/32 AirplaneLD-PT-0100-CTLFireability-05 4323198 m, 69920 m/sec, 22851426 t fired, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 69/3129 22/32 AirplaneLD-PT-0100-CTLFireability-05 4669920 m, 69344 m/sec, 24653726 t fired, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 74/3129 23/32 AirplaneLD-PT-0100-CTLFireability-05 5021118 m, 70239 m/sec, 26443823 t fired, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 79/3129 25/32 AirplaneLD-PT-0100-CTLFireability-05 5367952 m, 69366 m/sec, 28234927 t fired, .
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 84/3129 27/32 AirplaneLD-PT-0100-CTLFireability-05 5717769 m, 69963 m/sec, 30025703 t fired, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 89/3129 29/32 AirplaneLD-PT-0100-CTLFireability-05 6068522 m, 70150 m/sec, 31835396 t fired, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 94/3129 30/32 AirplaneLD-PT-0100-CTLFireability-05 6414984 m, 69292 m/sec, 33610428 t fired, .
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 99/3129 32/32 AirplaneLD-PT-0100-CTLFireability-05 6764466 m, 69896 m/sec, 35393287 t fired, .
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 24 (type EXCL) for AirplaneLD-PT-0100-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-0100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
AirplaneLD-PT-0100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-0100-CTLFireability-00: DISJ false DISJ
AirplaneLD-PT-0100-CTLFireability-01: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-02: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-03: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-04: CTL false skeleton: CTL model checker
AirplaneLD-PT-0100-CTLFireability-05: CTL unknown AGGR
AirplaneLD-PT-0100-CTLFireability-06: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-07: CTL true CTL model checker
AirplaneLD-PT-0100-CTLFireability-08: CTL unknown AGGR
AirplaneLD-PT-0100-CTLFireability-09: CTL unknown AGGR
AirplaneLD-PT-0100-CTLFireability-10: CTL false CTL model checker
AirplaneLD-PT-0100-CTLFireability-11: CTL unknown AGGR
AirplaneLD-PT-0100-CTLFireability-12: CTL unknown AGGR
AirplaneLD-PT-0100-CTLFireability-13: EG false skeleton: state space / EG
AirplaneLD-PT-0100-CTLFireability-14: CTL unknown AGGR
AirplaneLD-PT-0100-CTLFireability-15: CTL false CTL model checker
Time elapsed: 575 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-0100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is AirplaneLD-PT-0100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037985800268"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-0100.tgz
mv AirplaneLD-PT-0100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;