fond
Model Checking Contest 2021
11th edition, Paris, France, June 23, 2021
Execution of r004-tall-162037985700214
Last Updated
Jun 28, 2021

About the Execution of LoLA for AirplaneLD-COL-0500

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1086.123 7077.00 20852.00 10.00 TTFFTFTFFFFTTFTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2021-input.r004-tall-162037985700214.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2021-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool lola
Input is AirplaneLD-COL-0500, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r004-tall-162037985700214
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 25K May 5 16:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 174K May 5 16:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.2K May 5 16:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 76K May 5 16:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 6 14:48 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 6 14:48 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Mar 28 15:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 28 15:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Mar 28 15:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 15:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Mar 23 01:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 23 01:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Mar 22 09:41 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 22 09:41 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 22 09:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 22 09:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 5 16:51 equiv_pt
-rw-r--r-- 1 mcc users 5 May 5 16:51 instance
-rw-r--r-- 1 mcc users 5 May 5 16:51 iscolored
-rw-r--r-- 1 mcc users 109K May 5 16:51 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-00
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-01
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-02
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-03
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-04
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-05
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-06
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-07
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-08
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-09
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-10
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-11
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-12
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-13
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-14
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1620433316989

starting LoLA
BK_INPUT AirplaneLD-COL-0500
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1620433324066

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 63 (type SKEL/FNDP) for 24 AirplaneLD-COL-0500-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: TR BINDINGS
lola: LAUNCH task # 64 (type SKEL/EQUN) for 24 AirplaneLD-COL-0500-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 66 (type SKEL/SRCH) for 24 AirplaneLD-COL-0500-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SKEL/SRCH) for 24 AirplaneLD-COL-0500-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH INITIAL
lola: LAUNCH task # 5 (type SKEL/CNST) for 3 AirplaneLD-COL-0500-ReachabilityCardinality-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 67 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-08
lola: result : false
lola: markings : 19
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 63 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 64 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 66 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 77 (type SKEL/FNDP) for 30 AirplaneLD-COL-0500-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type SKEL/EQUN) for 30 AirplaneLD-COL-0500-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 80 (type SKEL/SRCH) for 30 AirplaneLD-COL-0500-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 66 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-08
lola: result : false
lola: markings : 93
lola: fired transitions : 239
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-64.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 80 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-10
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 5 (type SKEL/CNST) for AirplaneLD-COL-0500-ReachabilityCardinality-01
lola: result : true
lola: CANCELED task # 77 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 78 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 131 (type SKEL/FNDP) for 42 AirplaneLD-COL-0500-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 132 (type SKEL/EQUN) for 42 AirplaneLD-COL-0500-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages

sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-78.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 134 (type SKEL/SRCH) for 42 AirplaneLD-COL-0500-ReachabilityCardinality-14

lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 135 (type SKEL/SRCH) for 42 AirplaneLD-COL-0500-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 77 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-10
lola: result : unknown
lola: fired transitions : 6772
lola: tried executions : 6773
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-132.sara.
sara: error: :7: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: FINISHED task # 134 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-14
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 135 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-14
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 131 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 132 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 126 (type SKEL/FNDP) for 36 AirplaneLD-COL-0500-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 140 (type SKEL/EQUN) for 36 AirplaneLD-COL-0500-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 155 (type SKEL/SRCH) for 36 AirplaneLD-COL-0500-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 156 (type SKEL/SRCH) for 36 AirplaneLD-COL-0500-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 131 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-14
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: result : unknown
lola: fired transitions : 29899
lola: tried executions : 29900
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 64 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-08
lola: result : false
lola: FINISHED task # 78 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-10
lola: result : false
lola: FINISHED task # 155 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-12
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: TR BINDINGS DONE
lola: Places: 3519, Transitions: 4008
lola: CANCELED task # 126 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 140 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 156 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 101 (type SKEL/FNDP) for 6 AirplaneLD-COL-0500-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 103 (type SKEL/EQUN) for 6 AirplaneLD-COL-0500-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 107 (type SKEL/FNDP) for 33 AirplaneLD-COL-0500-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 110 (type SKEL/EQUN) for 33 AirplaneLD-COL-0500-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 126 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-12
lola: result : unknown
lola: fired transitions : 18435
lola: tried executions : 18436
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 101 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-02
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 103 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 141 (type SKEL/FNDP) for 18 AirplaneLD-COL-0500-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 145 (type SKEL/EQUN) for 18 AirplaneLD-COL-0500-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-140.sara.
sara: error: :5: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-110.sara.

lola: FINISHED task # 132 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-14
lola: result : unknown
lola: FINISHED task # 141 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-06
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 145 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-06 (obsolete)
lola: LAUNCH task # 127 (type SKEL/FNDP) for 39 AirplaneLD-COL-0500-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 147 (type SKEL/EQUN) for 39 AirplaneLD-COL-0500-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 140 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-12
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-103.sara.

lola: FINISHED task # 110 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-11
lola: result : false
lola: CANCELED task # 107 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 120 (type SKEL/FNDP) for 45 AirplaneLD-COL-0500-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 121 (type SKEL/EQUN) for 45 AirplaneLD-COL-0500-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 107 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-11
lola: result : unknown
lola: fired transitions : 24553
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-145.sara.
lola: tried executions : 12278
lola: time used : 0.000000
lola: memory pages used : 0
lola: @ trans t2_1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-147.sara.
sara: place or transition ordering is non-deterministic
lola: @ trans SampleRW


lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: @ trans getAlt
lola: FINISHED task # 103 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-02
lola: result : true
lola: FINISHED task # 145 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-06
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-121.sara.

lola: FINISHED task # 147 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-13
lola: result : false
lola: CANCELED task # 127 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-13 (obsolete)
lola: LAUNCH task # 85 (type SKEL/FNDP) for 21 AirplaneLD-COL-0500-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 86 (type SKEL/EQUN) for 21 AirplaneLD-COL-0500-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: @ trans t3_2
lola: FINISHED task # 127 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-13
lola: result : unknown
lola: fired transitions : 38727
lola: tried executions : 8603
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 85 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-07
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 86 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-07 (obsolete)
lola: @ trans t4_1
lola: LAUNCH task # 93 (type SKEL/FNDP) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type SKEL/EQUN) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 121 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-15
lola: result : false
lola: CANCELED task # 120 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 139 (type SKEL/FNDP) for 12 AirplaneLD-COL-0500-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 142 (type SKEL/EQUN) for 12 AirplaneLD-COL-0500-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-86.sara.
lola: FINISHED task # 93 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-05
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 94 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 56 (type SKEL/FNDP) for 9 AirplaneLD-COL-0500-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 57 (type SKEL/EQUN) for 9 AirplaneLD-COL-0500-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 120 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-15
lola: result : unknown
lola: fired transitions : 3868
lola: tried executions : 861
lola: time used : 0.000000
lola: memory pages used : 0

lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: @ trans t1_2
lola: @ trans t1_1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-94.sara.
lola: @ trans SpeedLW
lola: FINISHED task # 86 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-07
lola: result : true

sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-57.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-142.sara.

lola: @ trans t5_2

lola: @ trans t5_1
lola: @ trans t2_2
lola: FINISHED task # 94 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-05
lola: result : true
lola: @ trans t3_1
lola: @ trans SampleLW
lola: @ trans SpeedRW
lola: FINISHED task # 57 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-03
lola: result : false
lola: CANCELED task # 56 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-03 (obsolete)
lola: LAUNCH task # 70 (type SKEL/FNDP) for 27 AirplaneLD-COL-0500-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SKEL/EQUN) for 27 AirplaneLD-COL-0500-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-03
lola: result : unknown
lola: fired transitions : 29271
lola: tried executions : 14637
lola: time used : 0.000000
lola: memory pages used : 0
lola: @ trans t4_2
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 142 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-04
lola: result : false
lola: CANCELED task # 139 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 49 (type SKEL/FNDP) for 0 AirplaneLD-COL-0500-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SKEL/EQUN) for 0 AirplaneLD-COL-0500-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 139 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-04
lola: result : unknown
lola: fired transitions : 7519
lola: tried executions : 1109
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-71.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 49 (type SKEL/FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-00
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: sara: time used : 0.000000try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.

lola: memory pages used : 0
lola: CANCELED task # 50 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-00 (obsolete)

lola: LAUNCH task # 73 (type SKEL/SRCH) for 27 AirplaneLD-COL-0500-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SKEL/SRCH) for 27 AirplaneLD-COL-0500-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 50 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-00
lola: result : unknown
lola: FINISHED task # 73 (type SKEL/SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-09
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 70 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 71 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 74 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-09 (obsolete)
lola: FINISHED task # 71 (type SKEL/EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-09
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-01: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-03: EF false skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-04: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-08: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-09: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-10: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-11: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-12: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-13: EF false skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-14: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-15: AG true skeleton: state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-0500-ReachabilityCardinality-00: EF 0 0 0 0 2 0 0 3
AirplaneLD-COL-0500-ReachabilityCardinality-02: AG 0 0 0 0 2 0 0 3
AirplaneLD-COL-0500-ReachabilityCardinality-05: AG 0 0 0 0 2 0 0 3
AirplaneLD-COL-0500-ReachabilityCardinality-06: EF 0 0 0 0 2 0 0 3
AirplaneLD-COL-0500-ReachabilityCardinality-07: AG 0 0 0 0 2 0 0 3

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 6 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Rule S: 0 transitions removed,0 places removed
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-04 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-03 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-08 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-11 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-09 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-13 stopped (result already fixed).
lola: planning for AirplaneLD-COL-0500-ReachabilityCardinality-15 stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 166 (type EXCL) for 6 AirplaneLD-COL-0500-ReachabilityCardinality-02
lola: time limit : 718 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 162 (type FNDP) for 6 AirplaneLD-COL-0500-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 163 (type EQUN) for 6 AirplaneLD-COL-0500-ReachabilityCardinality-02
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 165 (type SRCH) for 6 AirplaneLD-COL-0500-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 166 (type EXCL) for AirplaneLD-COL-0500-ReachabilityCardinality-02
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 162 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 163 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 165 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-02 (obsolete)
lola: FINISHED task # 162 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-02
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-163.sara.

lola: FINISHED task # 163 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-02
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 172 (type EXCL) for 0 AirplaneLD-COL-0500-ReachabilityCardinality-00
lola: time limit : 898 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 168 (type FNDP) for 0 AirplaneLD-COL-0500-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 169 (type EQUN) for 0 AirplaneLD-COL-0500-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 171 (type SRCH) for 0 AirplaneLD-COL-0500-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 172 (type EXCL) for AirplaneLD-COL-0500-ReachabilityCardinality-00
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 168 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 169 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 171 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-00 (obsolete)
lola: FINISHED task # 168 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-00
lola: result : true
lola: fired transitions : 9
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-169.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 169 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-00
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 179 (type EXCL) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-05
lola: time limit : 1197 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 175 (type FNDP) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 176 (type EQUN) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 178 (type SRCH) for 15 AirplaneLD-COL-0500-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 175 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-05
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 176 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 178 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 179 (type EXCL) for AirplaneLD-COL-0500-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 186 (type EXCL) for 21 AirplaneLD-COL-0500-ReachabilityCardinality-07
lola: time limit : 1796 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 182 (type FNDP) for 21 AirplaneLD-COL-0500-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 183 (type EQUN) for 21 AirplaneLD-COL-0500-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 185 (type SRCH) for 21 AirplaneLD-COL-0500-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 176 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-05
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 182 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-07
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 183 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 185 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 186 (type EXCL) for AirplaneLD-COL-0500-ReachabilityCardinality-07 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-183.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 192 (type EXCL) for 18 AirplaneLD-COL-0500-ReachabilityCardinality-06
lola: time limit : 3593 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 188 (type FNDP) for 18 AirplaneLD-COL-0500-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 189 (type EQUN) for 18 AirplaneLD-COL-0500-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 191 (type SRCH) for 18 AirplaneLD-COL-0500-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-189.sara.
lola: FINISHED task # 191 (type SRCH) for AirplaneLD-COL-0500-ReachabilityCardinality-06
lola: result : true
lola: markings : 6
lola: fired transitions : 5
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 188 (type FNDP) for AirplaneLD-COL-0500-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 189 (type EQUN) for AirplaneLD-COL-0500-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 192 (type EXCL) for AirplaneLD-COL-0500-ReachabilityCardinality-06 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-0500-ReachabilityCardinality-00: EF true tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-01: INITIAL true skeleton: preprocessing
AirplaneLD-COL-0500-ReachabilityCardinality-02: AG false tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-03: EF false skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-04: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-05: AG false findpath
AirplaneLD-COL-0500-ReachabilityCardinality-06: EF true tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-07: AG false findpath
AirplaneLD-COL-0500-ReachabilityCardinality-08: EF false skeleton: tandem / relaxed
AirplaneLD-COL-0500-ReachabilityCardinality-09: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-10: EF false skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-11: AG true skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-12: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-13: EF false skeleton: state equation
AirplaneLD-COL-0500-ReachabilityCardinality-14: AG true skeleton: tandem / insertion
AirplaneLD-COL-0500-ReachabilityCardinality-15: AG true skeleton: state equation


Time elapsed: 8 secs. Pages in use: 4

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-0500"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool lola"
echo " Input is AirplaneLD-COL-0500, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r004-tall-162037985700214"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-0500.tgz
mv AirplaneLD-COL-0500 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;