fond
Model Checking Contest 2020
10th edition, Paris, France, June 23, 2020
Execution of r180-ebro-158987900500595
Last Updated
Jun 28, 2020

About the Execution of ITS-LoLa for DLCround-PT-12a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15742.910 3600000.00 35890.00 172.50 TTTFTTFFFTTTFTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2020-input.r180-ebro-158987900500595.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itslola
Input is DLCround-PT-12a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r180-ebro-158987900500595
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 3.3K Mar 30 20:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 30 20:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Mar 29 10:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 29 10:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 8 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 28 14:00 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Apr 8 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 28 14:00 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.2K Mar 28 06:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 16K Mar 28 06:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Mar 27 00:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 13K Mar 27 00:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 28 14:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 28 14:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 871K Mar 24 05:37 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-12a-CTLCardinality-00
FORMULA_NAME DLCround-PT-12a-CTLCardinality-01
FORMULA_NAME DLCround-PT-12a-CTLCardinality-02
FORMULA_NAME DLCround-PT-12a-CTLCardinality-03
FORMULA_NAME DLCround-PT-12a-CTLCardinality-04
FORMULA_NAME DLCround-PT-12a-CTLCardinality-05
FORMULA_NAME DLCround-PT-12a-CTLCardinality-06
FORMULA_NAME DLCround-PT-12a-CTLCardinality-07
FORMULA_NAME DLCround-PT-12a-CTLCardinality-08
FORMULA_NAME DLCround-PT-12a-CTLCardinality-09
FORMULA_NAME DLCround-PT-12a-CTLCardinality-10
FORMULA_NAME DLCround-PT-12a-CTLCardinality-11
FORMULA_NAME DLCround-PT-12a-CTLCardinality-12
FORMULA_NAME DLCround-PT-12a-CTLCardinality-13
FORMULA_NAME DLCround-PT-12a-CTLCardinality-14
FORMULA_NAME DLCround-PT-12a-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1591256430585

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
[2020-06-04 07:40:33] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -timeout, 3600, -rebuildPNML]
[2020-06-04 07:40:33] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-06-04 07:40:34] [INFO ] Load time of PNML (sax parser for PT used): 380 ms
[2020-06-04 07:40:34] [INFO ] Transformed 419 places.
[2020-06-04 07:40:34] [INFO ] Transformed 3407 transitions.
[2020-06-04 07:40:34] [INFO ] Found NUPN structural information;
[2020-06-04 07:40:34] [INFO ] Parsed PT model containing 419 places and 3407 transitions in 490 ms.
Ensure Unique test removed 315 transitions
Reduce redundant transitions removed 315 transitions.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 81 ms.
Incomplete random walk after 100000 steps, including 0 resets, run finished after 1542 ms. (steps per millisecond=64 ) properties seen :[1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0]
[2020-06-04 07:40:35] [INFO ] Flow matrix only has 250 transitions (discarded 2842 similar events)
// Phase 1: matrix 250 rows 419 cols
[2020-06-04 07:40:35] [INFO ] Computed 277 place invariants in 37 ms
[2020-06-04 07:40:36] [INFO ] [Real]Absence check using 277 positive place invariants in 202 ms returned sat
[2020-06-04 07:40:36] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-04 07:40:37] [INFO ] [Real]Absence check using state equation in 770 ms returned sat
[2020-06-04 07:40:37] [INFO ] Solution in real domain found non-integer solution.
[2020-06-04 07:40:37] [INFO ] [Nat]Absence check using 277 positive place invariants in 159 ms returned unsat
[2020-06-04 07:40:37] [INFO ] [Real]Absence check using 277 positive place invariants in 171 ms returned sat
[2020-06-04 07:40:37] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-04 07:40:38] [INFO ] [Real]Absence check using state equation in 739 ms returned sat
[2020-06-04 07:40:38] [INFO ] Solution in real domain found non-integer solution.
[2020-06-04 07:40:38] [INFO ] [Nat]Absence check using 277 positive place invariants in 148 ms returned unsat
[2020-06-04 07:40:39] [INFO ] [Real]Absence check using 277 positive place invariants in 130 ms returned unsat
[2020-06-04 07:40:39] [INFO ] [Real]Absence check using 277 positive place invariants in 175 ms returned sat
[2020-06-04 07:40:39] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-04 07:40:40] [INFO ] [Real]Absence check using state equation in 726 ms returned sat
[2020-06-04 07:40:40] [INFO ] Solution in real domain found non-integer solution.
[2020-06-04 07:40:40] [INFO ] [Nat]Absence check using 277 positive place invariants in 177 ms returned unsat
[2020-06-04 07:40:40] [INFO ] [Real]Absence check using 277 positive place invariants in 202 ms returned sat
[2020-06-04 07:40:40] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-04 07:40:41] [INFO ] [Real]Absence check using state equation in 825 ms returned sat
[2020-06-04 07:40:41] [INFO ] Solution in real domain found non-integer solution.
[2020-06-04 07:40:41] [INFO ] [Nat]Absence check using 277 positive place invariants in 96 ms returned unsat
[2020-06-04 07:40:42] [INFO ] [Real]Absence check using 277 positive place invariants in 169 ms returned sat
[2020-06-04 07:40:42] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-04 07:40:43] [INFO ] [Real]Absence check using state equation in 969 ms returned sat
[2020-06-04 07:40:43] [INFO ] Solution in real domain found non-integer solution.
[2020-06-04 07:40:43] [INFO ] [Nat]Absence check using 277 positive place invariants in 145 ms returned unsat
[2020-06-04 07:40:43] [INFO ] [Real]Absence check using 277 positive place invariants in 177 ms returned sat
[2020-06-04 07:40:43] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-04 07:40:44] [INFO ] [Real]Absence check using state equation in 768 ms returned sat
[2020-06-04 07:40:44] [INFO ] Solution in real domain found non-integer solution.
[2020-06-04 07:40:44] [INFO ] [Nat]Absence check using 277 positive place invariants in 109 ms returned unsat
Successfully simplified 7 atomic propositions for a total of 7 simplifications.
[2020-06-04 07:40:45] [INFO ] Initial state reduction rules for CTL removed 15 formulas.
[2020-06-04 07:40:45] [INFO ] Flatten gal took : 440 ms
[2020-06-04 07:40:45] [INFO ] Initial state reduction rules for CTL removed 15 formulas.
[2020-06-04 07:40:45] [INFO ] Flatten gal took : 238 ms
FORMULA DLCround-PT-12a-CTLCardinality-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-12a-CTLCardinality-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-06-04 07:40:45] [INFO ] Export to MCC properties in file /home/mcc/execution/CTLCardinality.sr.xml took 3 ms.
[2020-06-04 07:40:45] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml took 58 ms.
info: Time: 3600 - MCC
vrfy: Checking CTLCardinality @ DLCround-PT-12a @ 3570 seconds

FORMULA DLCround-PT-12a-CTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT SAT_SMT STATE_COMPRESSION STUBBORN_SETS SYMMETRIES TOPOLOGICAL USE_NUPN UNFOLDING_TO_PT
vrfy: finished
info: timeLeft: 3566
rslt: Output for CTLCardinality @ DLCround-PT-12a

{
"build":
{
"architecture": 64,
"assertions": false,
"build_hostname": "mcc2019",
"build_system": "x86_64-unknown-linux-gnu",
"optimizations": true,
"package_version": "2.0",
"svn_version": "3189M"
},
"call":
{
"exec_host": "mcc2020",
"localtimelimit": 0,
"markinglimit": null,
"parameters":
[
"--pnmlnet",
"model.pnml",
"--xmlformula",
"--formula=CTLCardinality.xml",
"--mcc",
"--donotcomputecapacities",
"--encoder=simplecompressed",
"--safe",
"--check=modelchecking",
"--stubborn=tarjan",
"--stateequation=par",
"--quickchecks",
"--timelimit=3570",
"--localtimelimit=0",
"--preference=force_ctl",
"--json=CTLCardinality.json",
"--jsoninclude=formula,formulastat,net"
],
"starttime": "Thu Jun 4 07:40:46 2020
",
"timelimit": 3570
},
"child": null,
"exit":
{
"error": null,
"localtimelimitreached": true,
"memory": 37844,
"runtime": 4.000000,
"signal": null,
"timelimitreached": false
},
"files":
{
"formula": "CTLCardinality.xml",
"net": "model.pnml"
},
"formula":
{
"count":
{
"A": 0,
"E": 1,
"F": 1,
"G": 0,
"U": 0,
"X": 0,
"aconj": 1,
"adisj": 0,
"aneg": 0,
"comp": 1,
"cont": 0,
"dl": 0,
"fir": 0,
"nodl": 0,
"place_references": 1,
"taut": 0,
"tconj": 0,
"tdisj": 0,
"tneg": 0,
"transition_references": 0,
"unfir": 0,
"visible_places": 1,
"visible_transitions": 0
},
"processed": "E (F (((1 <= p122))))",
"processed_size": 21,
"rewrites": 1,
"skeleton": "E(F(**))"
},
"net":
{
"arcs": 12180,
"conflict_clusters": 27,
"places": 419,
"places_significant": 142,
"singleton_clusters": 0,
"transitions": 3092
},
"result":
{
"edges": 4,
"markings": 5,
"produced_by": "state space",
"value": true
},
"task":
{
"search":
{
"store":
{
"encoder": "simple compression",
"type": "prefix"
},
"stubborn":
{
"type": "reachability preserving/insertion"
},
"threads": 1,
"type": "dfs"
},
"stateequation":
{
"literals": 1,
"problems": 1
},
"type": "reachability",
"workflow": "stateequation||search"
}
}
lola: LoLA will run for 3570 seconds at most (--timelimit)
lola: NET
lola: input: PNML file (--pnml)
lola: reading net from model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file model.pnml
lola: 3511/268435456 symbol table entries, 0 collisions
lola: preprocessing...
lola: Size of bit vector: 419
lola: finding significant places
lola: 419 places, 3092 transitions, 142 significant places
lola: compute conflict clusters
lola: computed conflict clusters
lola: Computing conflicting sets
lola: Computing back conflicting sets
lola: TASK
lola: Reading formula in XML format (--xmlformula)
lola: reading pnml
lola: reading formula from CTLCardinality.xml
lola: LP says that atomic proposition is always true: (p122 <= 1)
lola: E (F (((1 <= p122))))
lola: checking reachability
lola: Planning: workflow for reachability check: stateequation||search (--findpath=off)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: processed formula: E (F (((1 <= p122))))
lola: processed formula length: 21
lola: 1 rewrites
lola: closed formula file CTLCardinality.xml
lola: STORE
lola: using a simple compression encoder (--encoder=simplecompressed)
lola: using a prefix tree store (--store=prefix)
lola: SEARCH (state space)
lola: state space: using reachability graph (--search=depth)
lola: state space: using reachability preserving stubborn set method with insertion algorithm (--stubborn=tarjan)
lola: built state equation task
lola: RUNNING
lola: subprocess will run for 0 seconds at most (--localtimelimit)
lola: state equation task get result started, id 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: state equation task get result rewrite finished id 0
lola: state equation task get result unparse finished++ id 0
lola: formula 0: ((1 <= p122))
lola: state equation task get result unparse finished id 0
lola: state equation: Generated DNF with 1 literals and 1 conjunctive subformulas
lola: local time limit reached - aborting
lola: RESULT
lola: result: yes
lola: produced by: state space
lola: The predicate is reachable.
lola: 5 markings, 4 edges
lola: memory consumption: 37844 KB
lola: time consumption: 4 seconds
lola: print data as JSON (--json)
lola: writing JSON to CTLCardinality.json
lola: closed JSON file CTLCardinality.json
rslt: finished

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-12a"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="itslola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itslola"
echo " Input is DLCround-PT-12a, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r180-ebro-158987900500595"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-12a.tgz
mv DLCround-PT-12a execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;