Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2020-input.r172-smll-158987827500201.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itslola
Input is RERS17pb115-PT-8, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r172-smll-158987827500201
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 70M
-rw-r--r-- 1 mcc users 3.6K Apr 12 07:51 CTLCardinality.txt
-rw-r--r-- 1 mcc users 20K Apr 12 07:51 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.6K Apr 11 08:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 11 08:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:38 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Mar 24 05:38 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.0K Apr 14 12:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Apr 28 14:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 14 12:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 28 14:02 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Apr 10 14:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K Apr 10 14:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.7K Apr 9 21:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 9 21:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 10 22:28 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 10 22:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 24 05:38 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 24 05:38 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:38 iscolored
-rw-r--r-- 1 mcc users 69M Mar 24 05:38 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb115-PT-8-00
FORMULA_NAME RERS17pb115-PT-8-01
FORMULA_NAME RERS17pb115-PT-8-02
FORMULA_NAME RERS17pb115-PT-8-03
FORMULA_NAME RERS17pb115-PT-8-04
FORMULA_NAME RERS17pb115-PT-8-05
FORMULA_NAME RERS17pb115-PT-8-06
FORMULA_NAME RERS17pb115-PT-8-07
FORMULA_NAME RERS17pb115-PT-8-08
FORMULA_NAME RERS17pb115-PT-8-09
FORMULA_NAME RERS17pb115-PT-8-10
FORMULA_NAME RERS17pb115-PT-8-11
FORMULA_NAME RERS17pb115-PT-8-12
FORMULA_NAME RERS17pb115-PT-8-13
FORMULA_NAME RERS17pb115-PT-8-14
FORMULA_NAME RERS17pb115-PT-8-15

=== Now, execution of the tool begins

BK_START 1591323527094

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
[2020-06-05 02:18:49] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -timeout, 3600, -rebuildPNML]
[2020-06-05 02:18:49] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-06-05 02:18:52] [INFO ] Load time of PNML (sax parser for PT used): 3074 ms
[2020-06-05 02:18:53] [INFO ] Transformed 1399 places.
[2020-06-05 02:18:53] [INFO ] Transformed 144369 transitions.
[2020-06-05 02:18:53] [INFO ] Found NUPN structural information;
[2020-06-05 02:18:53] [INFO ] Parsed PT model containing 1399 places and 144369 transitions in 3614 ms.
Parsed 16 properties from file /home/mcc/execution/LTLCardinality.xml in 1288 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 100000 steps, including 0 resets, run finished after 12174 ms. (steps per millisecond=8 ) properties seen :[0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1]
[2020-06-05 02:19:07] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1399 cols
[2020-06-05 02:19:08] [INFO ] Computed 37 place invariants in 757 ms
[2020-06-05 02:19:08] [INFO ] [Real]Absence check using 19 positive place invariants in 97 ms returned sat
[2020-06-05 02:19:08] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 8 ms returned unsat
[2020-06-05 02:19:09] [INFO ] [Real]Absence check using 19 positive place invariants in 100 ms returned sat
[2020-06-05 02:19:09] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 8 ms returned unsat
[2020-06-05 02:19:09] [INFO ] [Real]Absence check using 19 positive place invariants in 87 ms returned sat
[2020-06-05 02:19:09] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 6 ms returned unsat
Successfully simplified 3 atomic propositions for a total of 4 simplifications.
[2020-06-05 02:19:15] [INFO ] Initial state reduction rules for CTL removed 10 formulas.
[2020-06-05 02:19:16] [INFO ] Flatten gal took : 5736 ms
FORMULA RERS17pb115-PT-8-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-8-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-8-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-8-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-8-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-8-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-8-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-8-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-8-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-8-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-06-05 02:19:16] [INFO ] Applying decomposition
[2020-06-05 02:19:20] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2020-06-05 02:19:21] [INFO ] Flatten gal took : 4651 ms
[2020-06-05 02:19:25] [INFO ] Decomposing Gal with order
[2020-06-05 02:19:25] [INFO ] Rewriting arrays to variables to allow decomposition.
[2020-06-05 02:21:41] [INFO ] Removed a total of 281491 redundant transitions.
[2020-06-05 02:21:41] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2020-06-05 02:21:47] [INFO ] Flatten gal took : 137831 ms
[2020-06-05 02:22:35] [INFO ] Fuse similar labels procedure discarded/fused a total of 7033 labels/synchronizations in 42276 ms.
[2020-06-05 02:22:35] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA RERS17pb115-PT-8-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-06-05 02:22:35] [INFO ] Export to MCC properties in file /home/mcc/execution/LTLCardinality.sr.xml took 3 ms.
[2020-06-05 02:22:36] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml took 515 ms.
info: Time: 3600 - MCC
vrfy: Checking LTLCardinality @ RERS17pb115-PT-8 @ 3570 seconds

FORMULA RERS17pb115-PT-8-03 TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb115-PT-8-08 TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb115-PT-8-12 TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb115-PT-8-04 TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb115-PT-8-02 TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
vrfy: finished
info: timeLeft: 2176
rslt: Output for LTLCardinality @ RERS17pb115-PT-8
lola: LoLA will run for 3570 seconds at most (--timelimit)
lola: NET
lola: input: PNML file (--pnml)
lola: reading net from model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file model.pnml
lola: 145768/268435456 symbol table entries, 0 collisions
lola: preprocessing...
lola: Size of bit vector: 44768
lola: finding significant places
lola: 1399 places, 144369 transitions, 1362 significant places
lola: compute conflict clusters
lola: computed conflict clusters
lola: Computing conflicting sets
lola: Computing back conflicting sets
lola: TASK
lola: Reading formula in XML format (--xmlformula)
lola: reading pnml
lola: reading formula from LTLCardinality.xml
lola: ((1 <= 0) U F (G ((F ((((p1365 <= 0)) OR ((p486 <= 1) AND (1 <= p486)))) AND NOT(G (((p69 <= 1) AND (1 <= p69)))))))) : X ((G (F ((((p761 <= 0)) OR ((p646 <= 1) AND (1 <= p646))))) OR G (((((p563 <= 0)) OR ((p780 <= 1) AND (1 <= p780))) U (((1 <= p761)) AND ((2 <= p646) OR (p646 <= 0))))))) : F (G (X (G (((1 <= 0) U X ((((1 <= p649)) AND ((2 <= p878) OR (p878 <= 0))))))))) : (X ((((p349 <= 0)) OR ((p555 <= 1) AND (1 <= p555)))) OR NOT(F (NOT(G (((p894 <= 1) AND (1 <= p894))))))) : ((G ((((p252 <= 0)) OR ((p1205 <= 1) AND (1 <= p1205)))) OR NOT(G (F ((NOT(X ((((p252 <= 0)) OR ((p1205 <= 1) AND (1 <= p1205))))) AND (((p1028 <= 0)) OR ((p445 <= 1) AND (1 <= p445)))))))) OR (((1 <= p1028)) AND ((2 <= p445) OR (p445 <= 0))))
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:329
lola: rewrite Frontend/Parser/formula_rewrite.k:297
lola: rewrite Frontend/Parser/formula_rewrite.k:185
lola: rewrite Frontend/Parser/formula_rewrite.k:437
lola: rewrite Frontend/Parser/formula_rewrite.k:522
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:185
lola: rewrite Frontend/Parser/formula_rewrite.k:353
lola: rewrite Frontend/Parser/formula_rewrite.k:353
lola: rewrite Frontend/Parser/formula_rewrite.k:353
lola: rewrite Frontend/Parser/formula_rewrite.k:350
lola: rewrite Frontend/Parser/formula_rewrite.k:356
lola: rewrite Frontend/Parser/formula_rewrite.k:356
lola: rewrite Frontend/Parser/formula_rewrite.k:380
lola: rewrite Frontend/Parser/formula_rewrite.k:380
lola: rewrite Frontend/Parser/formula_rewrite.k:329
lola: rewrite Frontend/Parser/formula_rewrite.k:297
lola: rewrite Frontend/Parser/formula_rewrite.k:347
lola: rewrite Frontend/Parser/formula_rewrite.k:332
lola: rewrite Frontend/Parser/formula_rewrite.k:300
lola: rewrite Frontend/Parser/formula_rewrite.k:335
lola: rewrite Frontend/Parser/formula_rewrite.k:297
lola: rewrite Frontend/Parser/formula_rewrite.k:329
lola: rewrite Frontend/Parser/formula_rewrite.k:332
lola: rewrite Frontend/Parser/formula_rewrite.k:315
lola: rewrite Frontend/Parser/formula_rewrite.k:335
lola: rewrite Frontend/Parser/formula_rewrite.k:300
lola: rewrite Frontend/Parser/formula_rewrite.k:297
lola: rewrite Frontend/Parser/formula_rewrite.k:254
lola: computing a collection of formulas
lola: RUNNING
lola: Cannot launch process for handling subproblem
lola: Cannot launch process for handling subproblem
lola: Cannot launch process for handling subproblem
lola: Cannot launch process for handling subproblem
lola: Cannot launch process for handling subproblem
lola: RESULT
lola:
SUMMARY:
lola:
preliminary result:
Segmentation fault
rslt: finished

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb115-PT-8"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="itslola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itslola"
echo " Input is RERS17pb115-PT-8, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r172-smll-158987827500201"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb115-PT-8.tgz
mv RERS17pb115-PT-8 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;